

เอกสารอ้างอิง

1. สุพันธ์ เอื้องพลสวัสดิ์ , "การพัฒนาอุปกรณ์วิเคราะห์ความสูงของพัลส์โดยใช้ไมโครโปรเซสเซอร์", วิทยานิพนธ์ปริญญาโทมหาบัณฑิต ภาควิชาวิศวกรรมเทคโนโลยี บัณฑิตวิทยาลัย จุฬาลงกรณ์มหาวิทยาลัย, 2528.
2. Basic Counting Systems. 7th edition. CANBERRA.Canberra Industries ,Inc.
3. P.W.Nicholson. Nuclear Electronics. London,John Wiley & Sons ,Ltd., 1974.
4. Knoll G.F., Radiation Detection and Measurement, New York , John Wiley & Sons Ltd., 1979.
5. Winston Gayler, The APPLE II Circuit Description, Howard W.Sams & Co.,Inc., Indiana , 1983.
6. Steve Wozniak , The APPLE II , BYTE Publication, Inc. Peterborough,NH 30458,1977.
7. Marvin L. De Jong, APPLE II Assembly Language, Howard W. Sams & Co., Inc., Indiana , 1982.
8. Lon Poole With Martin Mc Niff & Steven Cook, APPLE II User's Guide , Osborn/Mc Graw-Hill, California.
9. ซีเอ็ดยูเคชั่น บริษัท , ไมโครคอมพิวเตอร์. เล่ม 8 . กทม. , บริษัท ซีเอ็ดยูเคชั่น จำกัด , ปี 2527 .

ศูนย์วิทยทรัพยากร
จุฬาลงกรณ์มหาวิทยาลัย

ภาคผนวก ก

ชุดคำสั่งแอสเซมบลีของ 6502 ไมโครโปรเซสเซอร์

6502 MICROPROCESSOR INSTRUCTIONS

ADC	Add Memory to Accumulator with Carry	LDA	Load Accumulator with Memory
AND	"AND" Memory with Accumulator	LDX	Load Index X with Memory
ASL	Shift Left One Bit (Memory or Accumulator)	LDY	Load Index Y with Memory
BCC	Branch on Carry Clear	LSR	Shift Right one Bit (Memory or Accumulator)
BCS	Branch on Carry Set	NOP	No Operation
BEQ	Branch on Result Zero	ORA	"OR" Memory with Accumulator
BIT	Test Bits in Memory with Accumulator	PHA	Push Accumulator on Stack
BMI	Branch on Result Minus	PHP	Push Processor Status on Stack
BNE	Branch on Result not Zero	PLA	Pull Accumulator from Stack
BPL	Branch on Result Plus	PLP	Pull Processor Status from Stack
BRK	Force Break	ROL	Rotate One Bit Left (Memory or Accumulator)
BVC	Branch on Overflow Clear	ROR	Rotate One Bit Right (Memory or Accumulator)
BVS	Branch on Overflow Set	RTI	Return from Interrupt
CLC	Clear Carry Flag	RTS	Return from Subroutine
CLD	Clear Decimal Mode	SBC	Subtract Memory from Accumulator with Borrow
CLI	Clear Interrupt Disable Bit	SEC	Set Carry Flag
CLV	Clear Overflow Flag	SED	Set Decimal Mode
CMP	Compare Memory and Accumulator	SEI	Set Interrupt Disable Status
CPX	Compare Memory and Index X	STA	Store Accumulator in Memory
CPY	Compare Memory and Index Y	STX	Store Index X in Memory
DEC	Decrement Memory by One	STY	Store Index Y in Memory
DEX	Decrement Index X by One	TAX	Transfer Accumulator to Index X
DEY	Decrement Index Y by One	TAY	Transfer Accumulator to Index Y
EOH	"Exclusive-Or" Memory with Accumulator	TSX	Transfer Stack Pointer to Index X
INC	Increment Memory by One	TXA	Transfer Index X to Accumulator
INX	Increment Index X by One	TXS	Transfer Index X to Stack Pointer
INY	Increment Index Y by One	TYA	Transfer Index Y to Accumulator
JMP	Jump to New Location		
JSR	Jump to New Location Saving Return Address		

THE FOLLOWING NOTATION APPLIES TO THIS SUMMARY:

A	Accumulator
X, Y	Index Registers
M	Memory
C	Borrow
P	Processor Status Register
S	Stack Pointer
✓	Change
-	No Change
+	Add
∧	Logical AND
-	Subtract
∨	Logical Exclusive Or
↑	Transfer From Stack
↓	Transfer To Stack
→	Transfer To
←	Transfer To
V	Logical OR
PC	Program Counter
PCH	Program Counter High
PCL	Program Counter Low
OPER	Operand
#	Immediate Addressing Mode

FIGURE 1 ASL-SHIFT LEFT ONE BIT OPERATION




FIGURE 2 ROTATE ONE BIT LEFT (MEMORY OR ACCUMULATOR)



FIGURE 3



NOTE 1: BIT — TEST BITS

Bit 6 and 7 are transferred to the status register. If the result of A AND M is zero then Z=1, otherwise Z=0.

Name Description	Operation	Addressing Mode	Assembly Language Form	HEX OP Code	No. Bytes	"F" Status Reg N Z C I D V
BVS Branch on overflow set	Branch on V=1	Relative	BVS Oper	70	2	
CLC Clear carry flag	0 → C	Implied	CLC	18	1	--0--
CLD Clear decimal mode	0 → D	Implied	CLD	D8	1	-0---
CLI	0 → I	Implied	CLI	58	1	--0--
CLV Clear overflow flag	0 → V	Implied	CLV	B8	1	0----
CMP Compare memory and accumulator	A → M	Immediate Zero Page Zero Page X Absolute Absolute X Absolute Y Absolute Y (Indirect X) Indirect Y	CMP #Oper CMP Oper CMP Oper X CMP Oper X CMP Oper X CMP Oper X CMP Oper Y CMP (Oper X) CMP (Oper) Y	C9 C5 D5 CD DD D9 C1 D1	2 2 2 3 3 3 2 2	√√√--
CPX Compare memory and index X	X → M	Immediate Zero Page Absolute	CPX #Oper CPX Oper CPX Oper	E0 E4 EC	2 2 3	√√√---
CPY Compare memory and index Y	Y → M	Immediate Zero Page Absolute	CPY #Oper CPY Oper CPY Oper	C0 C4 CC	2 2 3	√√√---
DEC Decrement memory by one	M → 1 → M	Zero Page Zero Page X Absolute Absolute X	DEC Oper DEC Oper X DEC Oper DEC Oper X	C6 D6 CE DE	2 2 3 3	√√----
DEX Decrement index X by one	X → 1 → X	Implied	DEX	CA	1	√√----
DEY Decrement index Y by one	Y → 1 → Y	Implied	DEY	B8	1	√√----

Name Description	Operation	Addressing Mode	Assembly Language Form	HEX OP Code	No. Bytes	"F" Status Reg N Z C I D V	
EOR "Exclusive-Or" memory with accumulator	A V M → A	Immediate Zero Page Zero Page X Absolute Absolute X Absolute Y Absolute Y (Indirect X) Indirect Y	EOR #Oper EOR Oper EOR Oper X EOR Oper EOR Oper X EOR Oper Y EOR (Oper X) EOR (Oper) Y	49 45 55 4D 5D 59 41 51	2 2 2 3 3 3 2 2	√√----	
INC Increment memory by one	M → 1 → M	Zero Page Zero Page X Absolute Absolute X	INC Oper INC Oper X INC Oper INC Oper X	E6 F6 EE FE	2 2 3 3	√√----	
INX Increment index X by one	X → 1 → X	Implied	INX	E8	1	√√----	
INY Increment index Y by one	Y → 1 → Y	Implied	INY	C8	1	√√----	
JMP Jump to new location	(PC-1) → PCL (PC-2) → PCH	Absolute Indirect	JMP Oper JMP (Oper)	4C 6C	3 3	-----	
JSR Jump to new location saving return address	PC-2 ↓ (PC-1) → PCL (PC-2) → PCH	Absolute	JSR Oper		20	3	-----
LDA Load accumulator with memory	M → A	Immediate Zero Page Zero Page X Absolute Absolute X Absolute Y Absolute Y (Indirect X) Indirect Y	LDA #Oper LDA Oper LDA Oper X LDA Oper LDA Oper X LDA Oper Y LDA (Oper X) LDA (Oper) Y	A8 A5 B5 AD BD B9 A1 B1	2 2 2 3 3 3 2 2	√√----	
LDX Load index X with memory	M → X	Immediate Zero Page Zero Page Y Absolute Absolute Y	LDX #Oper LDX Oper LDX Oper Y LDX Oper LDX Oper Y	A2 A6 B6 AE BE	2 2 2 3 3	√√----	
LDY Load index Y with memory	M → Y	Immediate Zero Page Zero Page X Absolute Absolute X	LDY #Oper LDY Oper LDY Oper X LDY Oper LDY Oper X	A0 A4 B4 AC BC	2 2 2 3 3	√√----	



Name Description	Operation	Addressing Mode	Assembly Language Form	HEX OP Code	No Bytes	"P" Status Reg N Z C I B V
LSR Shift right one bit (memory or accumulator)	(See Figure 1)	Accumulator Zero Page Zero Page X Absolute Absolute X	LSR A LSR Oper LSR Oper X LSR Oper X LSR Oper X	4A 4E 56 4E 5E	1 2 2 3 3	0√- - -
NOP No operation	No Operation	Implied	NOP	EA	1	-----
ORA "OR" memory with accumulator	A V M → A	Immediate Zero Page Zero Page X Absolute Absolute X Absolute Y (Indirect X) (Indirect) Y	ORA #Oper ORA Oper ORA Oper X ORA Oper X ORA Oper X ORA Oper Y ORA (Oper X) ORA (Oper) Y	09 05 15 00 10 19 01 11	2 2 2 3 3 3 2 2	√- - - -
PHA Push accumulator on stack	A ↓	Implied	PHA	48	1	-----
PHP Push processor status on stack	P ↓	Implied	PHP	06	1	-----
PLA Pull accumulator from stack	A ↑	Implied	PLA	68	1	√- - - -
PLP Pull processor status from stack	P ↑	Implied	PLP	28	1	From Stack
ROL Rotate one bit left (memory or accumulator)	(See Figure 2)	Accumulator Zero Page Zero Page X Absolute Absolute X	ROL A ROL Oper ROL Oper X ROL Oper X ROL Oper X	2A 26 36 2E 3E	1 2 2 3 3	√√- - -
ROR Rotate one bit right (memory or accumulator)	(See Figure 3)	Accumulator Zero Page Zero Page X Absolute Absolute X	ROR A ROR Oper ROR Oper X ROR Oper X ROR Oper X	6A 66 76 6E 7E	1 2 2 3 3	√√√- - -

Name Description	Operation	Addressing Mode	Assembly Language Form	HEX OP Code	No Bytes	"P" Status Reg N Z C I B V
RTI Return from interrupt	P ↑ PC ↑	Implied	RTI	40	1	From Stack
RTS Return from subroutine	PC ↑ PC - 1 → PC	Implied	RTS	60	1	-----
SBC Subtract memory from accumulator with borrow	A - M - C → A	Immediate Zero Page Zero Page X Absolute Absolute X Absolute Y (Indirect X) (Indirect) Y	SBC #Oper SBC Oper SBC Oper X SBC Oper X SBC Oper X SBC Oper Y SBC (Oper X) SBC (Oper) Y	E9 E5 F5 ED FD F9 E1 F1	2 2 2 3 3 3 2 2	√√√- - -
SEC Set carry flag	1 → C	Implied	SEC	38	1	- - - 1 - - -
SED Set decimal mode	1 → D	Implied	SED	F8	1	- - - - 1 -
SEI Set interrupt disable status	1 → I	Implied	SEI	78	1	- - - 1 - -
STA Store accumulator in memory	A → M	Zero Page Zero Page X Absolute Absolute X Absolute Y (Indirect X) (Indirect) Y	STA Oper STA Oper X STA Oper X STA Oper X STA Oper Y STA (Oper X) STA (Oper) Y	85 95 80 90 99 81 91	2 2 3 3 3 2 2	-----
STX Store index X in memory	X → M	Zero Page Zero Page Y Absolute	STX Oper STX Oper Y STX Oper	86 96 8E	2 2 3	-----
STY Store index Y in memory	Y → M	Zero Page Zero Page X Absolute	STY Oper STY Oper X STY Oper	84 94 8C	2 2 3	-----
TAX Transfer accumulator to index X	A → X	Implied	TAX	AA	1	√- - - -
TAY Transfer accumulator to index Y	A → Y	Implied	TAY	A8	1	√- - - -
TSX Transfer stack pointer to index X	S → X	Implied	TSX	8A	1	√- - - -

Name Description	Operation	Addressing Mode	Assembly Language Form	HEX Op Code	No Bytes	"P" Status Reg N Z C I V
TXA Transfer index X to accumulator	X → A	Implied	TXA	8A	1	✓ - - - -
TXS Transfer index X to stack pointer	X → S	Implied	TXS	9A	1	- - - - -
TYA Transfer index Y to accumulator	Y → A	Implied	TYA	9E	1	✓ - - - -

HEX OPERATION CODES

00 - BRK	2F - NOP	5E - LSR - Absolute, X
01 - ORA - (Indirect, X)	30 - BMI	5F - NOP
02 - NOP	31 - AND - (Indirect, Y)	60 - RTS
03 - NOP	32 - NOP	61 - ADC - (Indirect, X)
04 - NOP	33 - NOP	62 - NOP
05 - ORA - Zero Page	34 - NOP	63 - NOP
06 - ASL - Zero Page	35 - AND - Zero Page, X	64 - NOP
07 - NOP	36 - ROL - Zero Page, X	65 - ADC - Zero Page
08 - PHP	37 - NOP	66 - ROR - Zero Page
09 - ORA - Immediate	38 - SEC	67 - NOP
0A - ASL - Accumulator	39 - AND - Absolute, Y	68 - PLA
0B - NOP	3A - NOP	69 - ADC - Immediate
0C - NOP	3B - NOP *	6A - ROR - Accumulator
0D - ORA - Absolute	3C - NOP	6B - NOP
0E - ASL - Absolute	3D - AND - Absolute, X	6C - JMP - Indirect
0F - NOP	3E - ROL - Absolute, X	6D - ADC - Absolute
10 - BPL	3F - NOP	6E - ROR - Absolute
11 - ORA - (Indirect, Y)	40 - RTI	6F - NOP
12 - NOP	41 - EOR - (Indirect, X)	70 - BVS
13 - NOP	42 - NOP	71 - ADC - (Indirect, Y)
14 - NOP	43 - NOP	72 - NOP
15 - ORA - Zero Page, X	44 - NOP	73 - NOP
16 - ASL - Zero Page, X	45 - EOR - Zero Page	74 - NOP
17 - NOP	46 - LSR - Zero Page	75 - ADC - Zero Page, X
18 - CLC	47 - NOP	76 - ROR - Zero Page, X
19 - ORA - Absolute, Y	48 - PHA	77 - NOP
1A - NOP	49 - EOR - Immediate	78 - SEI
1B - NOP	4A - LSR - Accumulator	79 - ADC - Absolute, Y
1C - NOP	4B - NOP	7A - NOP
1D - ORA - Absolute, X	4C - JMP - Absolute	7B - NOP
1E - ASL - Absolute, X	4D - EOR - Absolute	7C - NOP
1F - NOP	4E - LSR - Absolute	7D - ADC - Absolute, X NOP
20 - JSR	4F - NOP	7E - ROR - Absolute, X NOP
21 - AND - (Indirect, X)	50 - BVC	7F - NOP
22 - NOP	51 - EOR (Indirect, Y)	80 - NOP
23 - NOP	52 - NOP	81 - STA - (Indirect, X)
24 - BIT - Zero Page	53 - NOP	82 - NOP
25 - AND - Zero Page	54 - NOP	83 - NOP
26 - ROL - Zero Page	55 - EOR - Zero Page, X	84 - STY - Zero Page
27 - NOP	56 - LSR - Zero Page, X	85 - STA - Zero Page
28 - PLP	57 - NOP	86 - STX - Zero Page
29 - AND - Immediate	58 - CLI	87 - NOP
2A - ROL - Accumulator	59 - EOR - Absolute, Y	88 - DEY
2B - NOP	5A - NOP	89 - NOP
2C - BIT - Absolute	5B - NOP	8A - TXA
2D - AND - Absolute	5C - NOP	8B - NOP
2E - ROL - Absolute	5D - EOR - Absolute, X	8C - STY - Absolute

ศูนย์วิจัยทรัพยากร
จุฬาลงกรณ์มหาวิทยาลัย

80 - STA - Absolute	B4 - LDY - Zero Page X	DB - NOP
81 - STX - Absolute	B5 - LDA - Zero Page X	DC - NOP
82 - NOP	B6 - LDX - Zero Page Y	DD - CMP - Absolute X
83 - BCC	B7 - NOP	DE - DEC - Absolute X
84 - STA - Indirect Y	B8 - CLV	DF - NOP
85 - NOP	B9 - LDA - Absolute Y	E0 - CPX - Immediate
86 - STY - Zero Page X	BA - TSX	E1 - SBC - Indirect X
87 - STA - Zero Page X	BB - NOP	E2 - NOP
88 - STX - Zero Page Y	BC - LDY - Absolute X	E3 - NOP
89 - NOP	BD - LDA - Absolute X	E4 - CPX - Zero Page
90 - TYA	BE - LDX - Absolute Y	E5 - SBC - Zero Page
91 - STA - Absolute Y	BF - NOP	E6 - INC - Zero Page
92 - TXS	C0 - CPY - Immediate	E7 - NOP
93 - NOP	C1 - CMP - Indirect X	E8 - INX
94 - STA - Absolute X	C2 - NOP	E9 - SBC - Immediate
95 - NOP	C3 - NOP	EA - NOP
96 - NOP	C4 - CPY - Zero Page	EB - NOP
97 - STA - Absolute X	C5 - CMP - Zero Page	EC - CPX - Absolute
98 - NOP	C6 - DEC - Zero Page	ED - SBC - Absolute
99 - NOP	C7 - NOP	EE - INC - Absolute
A0 - LDY - Immediate	C8 - INY	EF - NOP
A1 - LDA - Indirect X	C9 - CMP - Immediate	FC - BEQ
A2 - LDX - Immediate	CA - DEX	F1 - SBC - Indirect Y
A3 - NOP	CB - NOP	F2 - NOP
A4 - LDY - Zero Page	CC - CPY - Absolute	F3 - NOP
A5 - LDA - Zero Page	CD - CMP - Absolute	F4 - NOP
A6 - LDX - Zero Page	CE - DEC - Absolute	F5 - SBC - Zero Page X
A7 - NOP	CF - NOP	F6 - INC - Zero Page X
A8 - TAY	D0 - BNE	F7 - NOP
A9 - LDA - Immediate	D1 - CMP - Indirect Y	F8 - SED
AA - TAX	D2 - NOP	F9 - SBC - Absolute Y
AB - NOP	D3 - NOP	FA - NOP
AC - LDY - Absolute	D4 - NOP	FB - NOP
AD - Absolute	D5 - CMP - Zero Page X	FC - NOP
AE - LDX - Absolute	D6 - DEC - Zero Page X	FD - SBC - Absolute X
AF - NOP	D7 - NOP	FE - INC - Absolute X
B0 - BCS	D8 - CLD	FF - NOP
B1 - LDA - Indirect Y	D9 - CMP - Absolute Y	
B2 - NOP	DA - NOP	
B3 - NOP		

ศูนย์วิทยทรัพยากร
จุฬาลงกรณ์มหาวิทยาลัย

ภาคผนวก ข
ข้อมูลวงจรรวม

LOGIC DIVISION

JANUARY 1982

GATES

54/7408, LS08, S08

Quad Two-Input AND Gate

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
7408	15ns	16mA
74LS08	9ns	3.4mA
74S08	5ns	25mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGES	MILITARY RANGES
	$V_{CC} = 5V \pm 5\%$; $T_A = 0^\circ C$ to $+70^\circ C$	$V_{CC} = 5V \pm 10\%$; $T_A = -55^\circ C$ to $+125^\circ C$
Plastic DIP	N7408N • N74LS08N N74S08N	
Ceramic DIP	N7408F • N74LS08F N74S08F	S54S08F • S54LS08F
Flatpack		S54S08W • S54LS08W

FUNCTION TABLE

INPUTS		OUTPUT
A	B	Y
L	L	L
L	H	L
H	L	L
H	H	H


H = HIGH voltage level
L = LOW voltage level

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54/74	54/74S	54/74LS
A, B	Inputs	1uI	1SuI	1LSuI
Y	Output	10uI	10SuI	10LSuI

NOTE
Where a 54/74 unit load (uI) is understood to be $40\mu A I_{IH}$ and $-1.6mA I_{IL}$, a 54/74S unit load (SuI) is $50\mu A I_{IH}$ and $-2.0mA I_{IL}$, and 54/74LS unit load (LSuI) is $20\mu A I_{IH}$ and $-0.4mA I_{IL}$.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



Signetics

GATES

54/7408, LS08, S08

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

PARAMETER	54	54LS	54S	74	74LS	74S	UNIT
V _{CC} Supply voltage	7.0	7.0	7.0	7.0	7.0	7.0	V
V _{IN} Input voltage	-0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	-0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	V
I _{IN} Input current	-30 to +5	-30 to +1	-30 to +5	-30 to +5	-30 to +1	-30 to +5	mA
V _{OUT} Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
T _A Operating free-air temperature range	-55 to +125			0 to 70			°C

3

RECOMMENDED OPERATING CONDITIONS

PARAMETER		54/74			54/74LS			54/74S			UNIT
		Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	
V _{CC} Supply voltage	Mil	4.5	5.0	5.5	4.5	5.0	5.5	4.5	5.0	5.5	V
	Com'l	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	V
V _{IH} HIGH-level input voltage		2.0			2.0			2.0			V
V _{IL} LOW-level input voltage	Mil			+0.8			+0.7			+0.8	V
	Com'l			+0.8			+0.8			+0.8	V
I _{IK} Input clamp current				-12			-18			-18	mA
I _{OH} HIGH-level output current				-800			-400			-1000	μA
I _{OL} LOW-level output current	Mil			16			4			20	mA
	Com'l			16			8			20	mA
T _A Operating free-air temperature	Mil	-55		+125	-55		+125	-55		+125	°C
	Com'l	0		70	0		70	0		70	°C

NOTE
V_{IL} = +0.7V MAX for 54S at T_A = +125°C only.

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUIT FOR 54/74 TOTEM-POLE OUTPUTS

INPUT PULSE DEFINITIONS

V_M = 1.3V for 54LS/74LS; V_M = 1.5V for all other TTL families.

FAMILY	INPUT PULSE REQUIREMENTS					
	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}	t _{THL}
54/74	3.0V	1MHz	500ns	7ns	7ns	
54LS/74LS	3.0V	1MHz	500ns	15ns	6ns	
54S/74S	3.0V	1MHz	500ns	2.5ns	2.5ns	

DEFINITIONS

R_L = Load resistor to V_{CC}; see AC CHARACTERISTICS for value.
 C_L = Load capacitance, includes jig and probe capacitance; see AC CHARACTERISTICS for value.
 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.
 D = Diodes are 1N916, 1N3064, or equivalent.
 t_{TLH}, t_{THL} Values should be less than or equal to the table entries.

GATES

54/7408, LS08, S08


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER	TEST CONDITIONS ¹	54/7408			54/74LS08			54/74S08			UNIT	
		Min	Typ ²	Max	Min	Typ ²	Max	Min	Typ ²	Max		
V_{OH} HIGH-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = \text{MIN}$, $I_{OH} = \text{MAX}$	Mil	2.4	3.4		2.5	3.4		2.5	3.4	V	
		Com'l	2.4	3.4		2.7	3.4		2.7	3.4	V	
V_{OL} LOW-level output voltage	$V_{CC} = \text{MIN}$, $V_{IL} = \text{MAX}$	$I_{OL} = \text{MAX}$	Mil		0.2	0.4		0.25	0.4		0.5 ⁴	V
			Com'l		0.2	0.4		0.35	0.5		0.5	V
		$I_{OL} = 4\text{mA}$	74LS					0.25	0.4			V
V_{IK} Input clamp voltage	$V_{CC} = \text{MIN}$, $I_I = I_{IK}$				-1.5			-1.5			-1.2	V
I_I Input current at maximum input voltage	$V_{CC} = \text{MAX}$	$V_I = 5.5\text{V}$			1.0						1.0	mA
		$V_I = 7.0\text{V}$						0.1				mA
I_{IH} HIGH-level input current	$V_{CC} = \text{MAX}$	$V_I = 2.4\text{V}$			40						50	μA
		$V_I = 2.7\text{V}$						20				μA
I_{IL} LOW-level input current	$V_{CC} = \text{MAX}$	$V_I = 0.4\text{V}$			-1.6			-0.4				mA
		$V_I = 0.5\text{V}$									-2.0	mA
I_{OS} Short-circuit output current ³	$V_{CC} = \text{MAX}$	Mil	-20		-55	-20		-100	-40		-100	mA
		Com'l	-18		-55	-20		-100	-40		-100	mA
I_{CC} Supply Current (total)	$V_{CC} = \text{MAX}$	I_{CCH} Outputs HIGH		11	21		2.4	4.8		18	32	mA
		I_{CCL} Outputs LOW		20	33		4.4	8.8		32	57	mA

NOTES

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$.
- I_{OS} is tested with $V_{OUT} = +0.5\text{V}$ and $V_{CC} = V_{CC} \text{ MAX} + 0.5\text{V}$. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- $V_{OL} = +0.45\text{V}$ MAX for 54S at $T_A = +125^\circ\text{C}$ only.

AC WAVEFORMS

AC CHARACTERISTICS $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$

PARAMETER	TEST CONDITIONS	54/74		54/74LS		54/74S		UNIT
		$C_L = 15\text{pF}$, $R_L = 400\Omega$		$C_L = 15\text{pF}$, $R_L = 2\text{k}\Omega$		$C_L = 15\text{pF}$, $R_L = 280\Omega$		
		Min	Max	Min	Max	Min	Max	
t_{PLH} t_{PHL} Propagation delay	Waveform 1		27 19		15 20		7.0 7.5	ns

SCHMITT TRIGGERS

54/7414, LS14

Hex Inverter Schmitt Trigger

DESCRIPTION

The '14 contains six logic inverters which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. In addition, they have greater noise margin than conventional inverters.

Each circuit contains a Schmitt trigger followed by a Darlington level shifter and a phase splitter driving a TTL totem-pole output. The Schmitt trigger uses positive feedback to effectively speed-up slow input transition, and provide different input threshold voltages for positive and negative-going transitions. This hysteresis between the positive-going and negative-going input thresholds (typically 800mV) is determined internally by resistor ratios and is essentially insensitive to temperature and supply voltage variations.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
7414	15ns	31mA
74LS14	15ns	10mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGES	MILITARY RANGES
	$V_{CC} = 5V \pm 5\%; T_A = 0^\circ C \text{ to } +70^\circ C$	
Plastic DIP	N7414N • N74LS14N	
Ceramic DIP	N7414F • N74LS14F	
Flatpack	S5414F	S54LS14F
	S5414W	S54LS14W

FUNCTION TABLE


INPUT	OUTPUT
A	Y
0	1
1	0

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54/74	54/74LS
A	Inputs	1uI	1LSuI
Y	Output	10uI	10LSuI

NOTE
Where a 54/74 unit load (uI) is understood to be 40µA I_{IH} and -1.6mA I_{IL} , and a 54/74LS unit load (LSuI) is 20µA I_{IH} and -0.4mA I_{IL} .


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



SCHMITT TRIGGERS

54/7414, LS14

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

PARAMETER	54	54LS	74	74LS	UNIT
V _{CC} Supply voltage	7.0	7.0	7.0	7.0	V
V _{IN} Input voltage	-0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	-0.5 to +7.0	V
I _{IN} Input current	-30 to +5	-30 to +1	-30 to +5	-30 to +1	mA
V _{OUT} Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
T _A Operating free-air temperature range	-55 to +125		0 to 70		°C

3

RECOMMENDED OPERATING CONDITIONS

PARAMETER		54/74			54/74LS			UNIT
		Min	Nom	Max	Min	Nom	Max	
V _{CC} Supply voltage	Mil	4.5	5.0	5.5	4.5	5.0	5.5	V
	Com'l	4.75	5.0	5.25	4.75	5.0	5.25	V
I _{IK} Input clamp current				-12			-18	mA
I _{OH} HIGH-level output current				-800			-400	μA
I _{OL} LOW-level output current	Mil			16			4	mA
	Com'l			16			8	mA
T _A Operating free-air temperature	Mil	-55		+125	-55		+125	°C
	Com'l	0		70	0		70	°C

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUIT FOR 54/74 TOTEM-POLE OUTPUTS

INPUT PULSE DEFINITIONS

V_M = 1.3V for 54LS/74LS; V_M = 1.5V for all other TTL families.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}
54/74	3.0V	1MHz	500ns	7ns	7ns
54LS/74LS	3.0V	1MHz	500ns	15ns	6ns
54S/74S	3.0V	1MHz	500ns	2.5ns	2.5ns

DEFINITIONS

R_L = Load resistor to V_{CC}; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

t_{TLH}, t_{THL} Values should be less than or equal to the table entries.

SCHMITT TRIGGERS


54/7414, LS14

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER	TEST CONDITIONS ¹	54/7414			54/74LS14			UNIT		
		Min	Typ ²	Max	Min	Typ ²	Max			
V _{T+}	Positive-going threshold	V _{CC} = 5.0V						V		
V _{T-}	Negative-going threshold	V _{CC} = 5.0V						V		
ΔV _T	Hysteresis (V _{T+} - V _{T-})	V _{CC} = 5.0V						V		
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _I = V _{T-MIN} , I _{OH} = MAX	Mil	2.4	3.4		2.5	3.4	V	
			Com'l	2.4	3.4		2.7	3.4	V	
V _{OL}	LOW-level output voltage	V _{CC} = MIN, V _I = V _{T+MAX}	I _{OL} = MAX	Mil	0.2	0.4		0.25	0.4	V
				Com'l	0.2	0.4		0.35	0.5	V
			I _{OL} = 4mA	74LS				0.25	0.4	V
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}						V		
I _{T+}	Input current at positive-going threshold	V _{CC} = 5.0V, V _I = V _{T+}						mA		
I _{T-}	Input current at negative-going threshold	V _{CC} = 5.0V, V _I = V _{T-}						mA		
I _I	Input current at maximum input voltage	V _{CC} = MAX	V _I = 5.5V		1.0				mA	
			V _I = 7.0V					0.1	mA	
I _{IH}	HIGH-level input current	V _{CC} = MAX	V _I = 2.4V		40				μA	
			V _I = 2.7V					20	μA	
I _{IL}	LOW-level input current	V _{CC} = MAX, V _I = 0.4V						mA		
I _{OS}	Short-circuit output current ³	V _{CC} = MAX	Mil	-20	-55	-20		-100	mA	
			Com'l	-18	-55	-20		-100	mA	
I _{CC}	Supply current (total)	V _{CC} = MAX	I _{CC} H	Outputs HIGH	22	36		8.6	16	mA
			I _{CC} L	Outputs LOW	39	60		12	21	mA

- NOTES
- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
 - All typical values are at V_{CC} = 5V, T_A = 25°C.
 - I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

AC WAVEFORMS



AC CHARACTERISTICS T_A = 25°C, V_{CC} = 5.0V

PARAMETER	TEST CONDITIONS	54/74		54LS/74LS		UNIT
		C _L = 15pF, R _L = 400Ω		C _L = 15pF, R _L = 2kΩ		
		Min	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay Waveform 1		22 22		22 22	ns


SCHMITT TRIGGERS

54/7414, LS14


TYPICAL CHARACTERISTICS

3


(54/74, 54LS/74LS)
VIN vs VOUT
TRANSFER FUNCTION




(54/74)
THRESHOLD VOLTAGE AND
HYSTERESIS vs
POWER SUPPLY VOLTAGE




(54LS/74LS)
THRESHOLD VOLTAGE AND
HYSTERESIS vs
POWER SUPPLY VOLTAGE



(54/74)
HYSTERESIS vs TEMPERATURE



(54LS/74LS)
THRESHOLD VOLTAGE AND
HYSTERESIS vs
AMBIENT TEMPERATURE



GATES

54/7432, LS32, S32

Quad Two-Input OR Gate

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
7432	12ns	19mA
74LS32	14ns	4.0mA
74S32	4ns	28mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGES	MILITARY RANGES
	$V_{CC} = 5V \pm 5\%$; $T_A = 0^\circ C$ to $+70^\circ C$	$V_{CC} = 5V \pm 10\%$; $T_A = -55^\circ C$ to $+125^\circ C$
Plastic DIP	N7432N • N74LS32N N74S32N	
Ceramic DIP	N7432F • N74LS32F N74S32F	S5432F • S54LS32F
Flatpack		S5432W • S54LS32W

3

FUNCTION TABLE

INPUTS		OUTPUT
A	B	Y
L	L	L
L	H	H
H	L	H
H	H	H

H = HIGH voltage level
L = LOW voltage level


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74	54/74S	54/74LS
A, B	Inputs	1uI	1Sul	1LSul
Y	Output	10uI	10Sul	10LSul


NOTE

Where a 54/74 unit load (uI) is understood to be 40µA I_{IH} and -1.6mA I_{IL} , a 54/74S unit load (Sul) is 50µA I_{IH} and -2.0mA I_{IL} , and a 54/74LS unit load (LSul) is 20µA I_{IH} and -0.4mA I_{IL} .


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



GATES

54/7432, LS32, S32

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

PARAMETER	54	54LS	54S	74	74LS	74S	UNIT
V _{CC} Supply voltage	7.0	7.0	7.0	7.0	7.0	7.0	V
V _{IN} Input voltage	-0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	-0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	V
I _{IN} Input current	-30 to +5	-30 to +1	-30 to +5	-30 to +5	-30 to +1	-30 to +5	mA
V _{OUT} Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
T _A Operating free-air temperature range	-55 to +125			0 to 70			°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER		54/74			54/74LS			54/74S			UNIT
		Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	
V _{CC} Supply voltage	Mil	4.5	5.0	5.5	4.5	5.0	5.5	4.5	5.0	5.5	V
	Com'l	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	V
V _{IH} HIGH-level input voltage		2.0			2.0			2.0			V
V _{IL} LOW-level input voltage	Mil			+0.8			+0.7			+0.8	V
	Com'l			+0.8			+0.8			+0.8	V
I _{IK} Input clamp current				-12			-18			-18	mA
I _{OH} HIGH-level output current				-800			-400			-1000	μA
I _{OL} LOW-level output current	Mil			16			4			20	mA
	Com'l			16			8			20	mA
T _A Operating free-air temperature	Mil	-55		+125	-55		+125	-55		+125	°C
	Com'l	0		70	0		70	0		70	°C

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUIT FOR 54/74 TOTEM-POLE OUTPUTS

INPUT PULSE DEFINITIONS

V_M = 1.3V for 54LS/74LS; V_M = 1.5V for all other TTL families.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}
54/74	3.0V	1MHz	500ns	7ns	7ns
54LS/74LS	3.0V	1MHz	500ns	15ns	6ns
54S/74S	3.0V	1MHz	500ns	2.5ns	2.5ns

DEFINITIONS

R_L = Load resistor to V_{CC}; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

t_{TLH}, t_{THL} Values should be less than or equal to the table entries.

GATES

54/7432, LS32, S32


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER	TEST CONDITIONS	UNIT	54/7432			54/74LS32			54/74S32			UNIT
			Min	Typ ²	Max	Min	Typ ²	Max	Min	Typ ²	Max	
V _{OH} HIGH-level output voltage	V _{CC} = MIN, V _{IH} = MIN, I _{OH} = MAX	Mil	2.4	3.4		2.5	3.4		2.5	3.4		V
		Com'l	2.4	3.4		2.7	3.4		2.7	3.4		V
V _{OL} LOW-level output voltage	V _{CC} = MIN, V _{IL} = MAX	I _{OL} = MAX	Mil		0.2	0.4		0.25	0.4		0.5	V
			Com'l		0.2	0.4		0.35	0.5		0.5	V
		I _{OL} = 4mA	74LS					0.25	0.4			V
V _{IK} Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}				-1.5						-1.2	V
I _I Input current at maximum input voltage	V _{CC} = MAX	V _I = 5.5V			1.0						1.0	mA
		V _I = 7.0V						0.1				mA
I _{IH} HIGH-level input current	V _{CC} = MAX	V _I = 2.4V			40							μA
		V _I = 2.7V						20			50	μA
I _{IL} LOW-level input current	V _{CC} = MAX	V _I = 0.4V			-1.6							mA
		V _I = 0.5V									-2.0	mA
I _{OS} Short-circuit output current ³	V _{CC} = MAX	Mil	-20		-55	-20		-100	-40		-100	mA
		Com'l	-18		-55	-20		-100	-40		-100	mA
I _{CC} Supply current (total)	V _{CC} = MAX	I _{CHH} Outputs HIGH		15	22		3.1	6.2		18	32	mA
		I _{CCL} Outputs LOW		23	38		4.9	9.8		38	68	mA

NOTES

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V_{CC} = 5V, T_A = 25°C.
- I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

AC WAVEFORM



AC CHARACTERISTICS T_A = 25°C, V_{CC} = 5.0V

PARAMETER	TEST CONDITIONS	54/74		54/74LS		54/74S		UNIT
		C _L = 15pF, R _L = 400Ω		C _L = 15pF, R _L = 2kΩ		C _L = 15pF, R _L = 280Ω		
		Min	Max	Min	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay Waveform 1		15 22		22 22		7.0 7.0	ns

FLIP-FLOPS

54/7474, LS74A, S74

Dual D-Type Flip-Flop

DESCRIPTION

The '74 is a dual positive edge-triggered D-type flip-flop featuring individual Data, Clock, Set and Reset inputs; also complementary Q and \bar{Q} outputs.

Set (\bar{S}_D) and Reset (\bar{R}_D) are asynchronous active-LOW inputs and operate independently of the Clock input. Information on the Data (D) input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse. The D inputs must be stable one setup time prior to the LOW-to-HIGH clock transition for predictable operation. Although the Clock input is level-sensitive, the positive transition of the clock pulse between the 0.8V and 2.0V levels should be equal to or less than the clock-to-output delay time for reliable operation.

TYPE	TYPICAL f_{MAX}	TYPICAL SUPPLY CURRENT (Total)
7474	25MHz	17mA
74LS74A	33MHz	4mA
74S74	100MHz	30mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGES	MILITARY RANGES
	$V_{CC} = 5V \pm 5\%$; $T_A = 0^\circ C$ to $+70^\circ C$	$V_{CC} = 5V \pm 10\%$; $T_A = -55^\circ C$ to $+125^\circ C$
Plastic DIP	N7474N • N74LS74AN N74S74N	
Ceramic DIP	N7474F • N74LS74AF N74S74F	S5474F • S54LS74AF S54S74F
Flatpack		S5474W • S54LS74AW S54S74W


3

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54/74	54/74S	54/74LS
D	Input	1uI	1Sul	1LSul
\bar{R}_D	Input	2uI	3Sul	2LSul
\bar{S}_D	Input	1uI	2Sul	2LSul
CP	Input	2uI	2Sul	1LSul
Q, \bar{Q}	Outputs	10uI	10Sul	10LSul

NOTE
Where a 54/74 unit load (uI) is understood to be 40 μ A I_{IH} and -1.6mA I_{IL} , a 54/74S unit load (Sul) is 50 μ A I_{IH} and -2.0mA I_{IL} , and 54/74LS unit load (LSul) is 20 μ A I_{IH} and -0.4mA I_{IL} .


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)




Signetics



FLIP-FLOPS

54/7474, LS74A, S74

LOGIC DIAGRAM



MODE SELECT—FUNCTION TABLE

OPERATING MODE	INPUTS				OUTPUTS	
	\bar{S}_D	\bar{R}_D	CP	D	Q	\bar{Q}
Asynchronous Set	L	H	X	X	H	L
Asynchronous Reset (Clear)	H	L	X	X	L	H
Undetermined ^(a)	L	L	X	X	H	H
Load "1" (Set)	H	H	↑	h	H	L
Load "0" (Reset)	H	H	↑	l	L	H

H = HIGH voltage level steady state.
 h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition.
 L = LOW voltage level steady state.
 l = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition.
 X = Don't care.
 ↑ = LOW-to-HIGH clock transition.

NOTE
 (a) Both outputs will be HIGH while both \bar{S}_D and \bar{R}_D are LOW, but the output states are unpredictable if \bar{S}_D and \bar{R}_D go HIGH simultaneously.

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

PARAMETER	54	54LS	54S	74	74LS	74S	UNIT
V_{CC} Supply voltage	7.0	7.0	7.0	7.0	7.0	7.0	V
V_{IN} Input voltage	-0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	-0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	V
I_{IN} Input current	-30 to +5	-30 to +1	-30 to +5	-30 to +5	-30 to +1	-30 to +5	mA
V_{OUT} Voltage applied to output in HIGH output state	-0.5 to + V_{CC}	-0.5 to + V_{CC}	-0.5 to + V_{CC}	-0.5 to + V_{CC}	-0.5 to + V_{CC}	-0.5 to + V_{CC}	V
T_A Operating free-air temperature range	-55 to +125			0 to 70			°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER		54/74			54/74LS			54/74S			UNIT
		Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	
V_{CC} Supply voltage	Mil	4.5	5.0	5.5	4.5	5.0	5.5	4.5	5.0	5.5	V
	Com'l	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	V
V_{IH} HIGH-level input voltage		2.0			2.0			2.0			V
V_{IL} LOW-level input voltage	Mil			+0.8			+0.7			+0.8	V
	Com'l			+0.8			+0.8			+0.8	V
I_{IK} Input clamp current				-12			-18			-18	mA
I_{OH} HIGH-level output current				-400			-400			-1000	μA
I_{OL} LOW-level output current	Mil			16			4			20	mA
	Com'l			16			8			20	mA
T_A Operating free-air temperature	Mil	-55		+125	-55		+125	-55		+125	°C
	Com'l	0		70	0		70	0		70	°C

NOTE
 $V_{IL} = +0.7V$ MAX for 5-S at $T_A = +125^\circ C$ only.

FLIP-FLOPS

54/7474, LS74A, S74

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER	TEST CONDITIONS ¹	54/7474			54/74LS74A			54/74S74			UNIT	
		Min	Typ ²	Max	Min	Typ ²	Max	Min	Typ ²	Max		
V _{OH} HIGH-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX, I _{OH} = MAX	Mil	2.4	3.4		2.5	3.4		2.5	3.4	V	
		Com'l	2.4	3.4		2.7	3.4		2.7	3.4	V	
V _{OL} LOW-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX	I _{OL} = MAX		0.2	0.4		0.25	0.4		0.5 ⁶	V	
		I _{OL} = 4mA	Com'l		0.2	0.4		0.35	0.5		0.5	V
			74LS					0.25	0.4			V
V _{IK} Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}			-1.5			-1.5			-1.2	V	
I _I Input current at maximum input voltage	V _{CC} = MAX	V _I = 5.5V			1.0					1.0	mA	
		V _I = 7.0V	D input					0.1				mA
			\bar{R}_D input						0.2			mA
			\bar{S}_D input						0.2			mA
			CP input						0.1			mA
I _{IH} HIGH-level input current	V _{CC} = MAX	V _I = 2.4V	D input		40						μ A	
			\bar{R}_D input		120						μ A	
			\bar{S}_D input		80						μ A	
			CP input		80						μ A	
	V _I = 2.7V	D input					20		50		μ A	
		\bar{R}_D input					40		150		μ A	
		\bar{S}_D input					40		100		μ A	
		CP input					20		100		μ A	
I _{IL} LOW-level input current ⁵	V _{CC} = MAX	V _I = 0.4V	D input		-1.6		-0.4				mA	
			\bar{R}_D input		-3.2		-0.8				mA	
			\bar{S}_D input		-1.6		-0.8				mA	
			CP input		-3.2		-0.4				mA	
	V _I = 0.5V	D input							-2		mA	
		\bar{R}_D input							-6		mA	
		\bar{S}_D input							-4		mA	
		CP input							-4		mA	
I _{OS} Short-circuit output current ³	V _{CC} = MAX	Mil	-20		-57	-20		-100	-40		-100	mA
		Com'l	-18		-57	-20		-100	-40		-100	mA
I _{CC} Supply current ⁴ (total)	V _{CC} = MAX		17	30		4	8		30	50	mA	

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V_{CC} = 5V, T_A = 25°C.
- I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the shorted circuit should not exceed one second.
- Measure I_{CC} with the Clock inputs grounded and all outputs open, with the Q and \bar{Q} outputs HIGH in turn.
- Set is tested with reset HIGH and reset is tested with set HIGH.
- V_{OL} = +0.45V MAX for 54S at T_A = +125°C only.

AC CHARACTERISTICS T_A = 25°C, V_{CC} = 5.0V

PARAMETER	TEST CONDITIONS	54/74		54LS/74LS		54S/74S		UNIT
		Min	Max	Min	Max	Min	Max	
f _{MAX} Maximum clock frequency	Waveform 1	15		25		75		MHz
t _{PLH} Propagation delay Clock to output	Waveform 1		25 40		25 40		9 9	ns
t _{PLH} Propagation delay Set or Reset to output	Waveform 2		25		25		6	ns
t _{PHL} Propagation delay CP = HIGH	Waveform 2		40		40		13.5	
t _{PHL} Set or Reset to output CP = LOW	Waveform 2		0		40		8	ns

NOTE
Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.


FLIP-FLOPS

54/7474, LS74A, S74


AC SETUP REQUIREMENTS $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$

PARAMETER	TEST CONDITIONS	54/74		54LS/74LS		54S/74S		UNIT
		Min	Max	Min	Max	Min	Max	
$t_{W(H)}$ Clock pulse width (HIGH)	Waveform 1	30		25		6		ns
$t_{W(L)}$ Clock pulse width (LOW)	Waveform 1	37				7.3		ns
$t_{W(L)}$ Set or reset pulse width (LOW)	Waveform 2	30		25		7		ns
$t_s(H)$ Setup time (HIGH) data to clock	Waveform 1	20		20		3		ns
$t_s(L)$ Setup time (LOW) data to clock	Waveform 1	20		20		3		ns
t_h Hold time data to clock	Waveform 1	5		5		2		ns

AC WAVEFORMS



TEST CIRCUITS AND WAVEFORMS



COUNTERS

54/7490, LS90

Decade Counter

DESCRIPTION

The '90 is a 4-bit, ripple-type Decade Counter. The device consists of four master-slave flip-flops internally connected to provide a divide-by-two section and a divide-by-five section. Each section has a separate Clock input to initiate state changes of the counter on the HIGH-to-LOW clock transition. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes.

A gated AND asynchronous Master Reset (MR₁, MR₂) is provided which overrides both clocks and resets (clears) all the flip-flops. Also provided is a gated AND asynchronous Master Set (MS₁, MS₂) which overrides the clocks and the MR inputs, setting the outputs to nine (HLLH).

Since the output from the divide-by-two section is not internally connected to the succeeding stages, the device may be operated in various counting modes. In a BCD (8421) counter the CP₁ input must be externally connected to the Q₀ output. The CP₀ input receives the incoming count producing a BCD count sequence. In a symmetrical Bi-quinary divide-by-ten counter the Q₃ output must be connected externally to the CP₀ input. The input count is then applied to the CP₁ input and a divide-by-ten square wave is obtained at

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT
7490	30MHz	30mA
74LS90	42MHz	9mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGES	MILITARY RANGES
	V _{CC} = 5V ± 5%; T _A = 0°C to +70°C	V _{CC} = 5V ± 10%; T _A = -55°C to +125°C
Plastic DIP	N7490N • N74LS90N	
Ceramic DIP	N7490F • N74LS90F	S54LS90F
Flatpack		S54LS90W

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74	54/74LS
CP ₀	Input	2uI	6LSuI
CP ₁	Input	4uI	8LSuI
MR, MS	Inputs	1uI	1LSuI
Q ₀ -Q ₃	Outputs	10uI	10LSuI


NOTE

Where a 54/74 unit load (uI) is understood to be 40µA I_H and -1.6mA I_L, and a 54/74LS unit load (LSuI) is 20µA I_H and -0.4mA I_L.


output Q₀. To operate as a divide-by-two and a divide-by-five counter no external interconnections are required. The first flip-flop is used as a binary element for the

divide-by-two function (CP₀ as the input and Q₀ as the output). The CP₁ input is used to obtain a divide-by-five operation at the Q₃ output.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



COUNTERS

54/7490, LS90

LOGIC DIAGRAM



**MODE SELECTION—
FUNCTION TABLE**

RESET/SET INPUTS				OUTPUTS			
MR ₁	MR ₂	MS ₁	MS ₂	Q ₀	Q ₁	Q ₂	Q ₃
H	H	L	X	L	L	L	L
H	H	X	L	L	L	L	L
X	X	H	H	H	L	L	H
L	X	L	X	Count			
X	L	X	L	Count			
L	X	X	L	Count			
H	L	L	X	Count			

H = HIGH voltage level
L = LOW voltage level
X = Don't care

3

**BCD COUNT SEQUENCE—
FUNCTION TABLE**

COUNT	OUTPUTS			
	Q ₀	Q ₁	Q ₂	Q ₃
0	L	L	L	L
1	H	L	L	L
2	L	H	L	L
3	H	H	L	L
4	L	L	H	L
5	H	L	H	L
6	L	H	H	L
7	H	H	L	L
8	L	L	L	H
9	H	L	L	H

NOTE
Output Q₀ connected to input CP₁.

ABSOLUTE MAXIMUM RATINGS

(Over operating free-air temperature range unless otherwise noted.)

PARAMETER	54	54LS	74	74LS	UNIT
V _{CC} Supply voltage	7.0	7.0	7.0	7.0	V
V _{IN} Input voltage	-0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	-0.5 to +7.0	V
I _{IN} Input current	-30 to +5	-30 to +1	-30 to +5	-30 to +1	mA
V _{OUT} Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
T _A Operating free-air temperature range	-55 to +125		0 to 70		°C

NOTE
V_{IN} is limited to +5.5V on CP₀ and CP₁ inputs on the 54/74LS90 only.

RECOMMENDED OPERATING CONDITIONS

PARAMETER		54/74			54/74LS			UNIT
		Min	Nom	Max	Min	Nom	Max	
V _{CC} Supply voltage	Mil	4.5	5.0	5.5	4.5	5.0	5.5	V
	Com'l	4.75	5.0	5.25	4.75	5.0	5.25	
V _{IH} HIGH-level input voltage		2.0			2.0			V
V _{IL} LOW-level input voltage	Mil			+0.8			+0.7	V
	Com'l			+0.8			+0.8	
I _{IK} Input clamp current				-12			-18	mA
I _{OH} HIGH-level output current				-800			-400	μA
I _{OL} LOW-level output current	Mil			16			4	mA
	Com'l			16			8	
T _A Operating free-air temperature	Mil	-55		+125	-55		+125	°C
	Com'l	0		70	0		70	

COUNTERS

54/7490, LS90

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS ¹	54/7490			54/74LS90			UNIT	
		Min	Typ ²	Max	Min	Typ ²	Max		
V _{OH} HIGH-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX, I _{OH} = MAX	Mil	2.4	3.4		2.5	3.4	V	
		Com'l	2.4	3.4		2.7	3.4	V	
V _{OL} LOW-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX	Mil		0.2	0.4		0.25	0.4	V
		Com'l		0.2	0.4		0.35	0.5	V
		74LS					0.25	0.4	V
V _{IK} Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}				-1.5		-1.5	V	
I _I Input current at maximum input voltage	V _{CC} = MAX	V _I = 5.5V	All inputs '90					1.0	mA
		V _I = 7.0V	MR, MS inputs					0.1	mA
		V _I = 5.5V	CP ₀ input					0.2	mA
			CP ₁ input					0.4	mA
I _{IH} HIGH-level input current	V _{CC} = MAX	V _I = 2.4V	MR, MS inputs					40	μA
			CP ₀ input					80	μA
			CP ₁ input					160	μA
		V _I = 2.7V	MR, MS inputs					20	μA
			CP ₀ input ⁵					40	μA
			CP ₁ input ⁵					80	μA
I _{IL} LOW-level input current	V _{CC} = MAX	V _I = 0.4V	MR, MS inputs					-0.4	mA
			CP ₀ input					-2.4	mA
			CP ₁ input					-3.2	mA
I _{OS} Short-circuit output current ³	V _{CC} = MAX	Mil	-20		-55	-20		-100	mA
		Com'l	-18		-55	-20		-100	mA
I _{CC} Supply current ⁴ (total)	V _{CC} = MAX	Mil		30	46		9	15	mA
		Com'l		30	53		9	15	mA

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V_{CC} = 5V, T_A = 25°C.
- I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- I_{CC} is measured with all outputs open, both MR inputs grounded following momentary connection to 4.5V, and all other inputs grounded.
- The maximum limit for the 54LS90 only is 80μA for CP₀ and 160μA for CP₁ inputs.

AC CHARACTERISTICS T_A = 25°C, V_{CC} = 5.0V

PARAMETER	TEST CONDITIONS	54/74		54/74LS		UNIT
		C _L = 15pF, R _L = 400Ω		C _L = 15pF, R _L = 2kΩ		
		Min	Max	Min	Max	
f _{MAX} Input count frequency, CP ₀ to Q ₀	Waveform 1	10		32		MHz
f _{MAX} Input count frequency, CP ₁ to Q ₁		10		16		
t _{PLH} Propagation delay	Waveform 1				16	ns
t _{PHL} CP ₀ input to Q ₀ output					18	
t _{PLH} Propagation delay	Waveform 1				16	ns
t _{PHL} CP ₁ input to Q ₁ output					21	
t _{PLH} Propagation delay	Waveform 1				32	ns
t _{PHL} CP ₁ input to Q ₂ output					35	
t _{PLH} Propagation delay	Waveform 1				32	ns
t _{PHL} CP ₁ input to Q ₃ output					35	
t _{PLH} Propagation delay	Waveform 1		100		48	ns
t _{PHL} CP ₀ input to Q ₃ output			100		50	
t _{PHL} MR input to any output	Waveform 2				40	ns
t _{PLH} MS input to Q ₀ and Q ₃ outputs	Waveform 3				30	ns
t _{PHL} MS input to Q ₁ and Q ₂ outputs	Waveform 2				40	ns

NOTE
Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.

COUNTERS


54/7490, LS90

AC SETUP REQUIREMENTS $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$


PARAMETER	TEST CONDITIONS	54/74		54/74LS		UNIT
		Min	Max	Min	Max	
t_w \overline{CP}_0 pulse width	Waveform 1	50		15		ns
t_w \overline{CP}_1 pulse width	Waveform 1	50		30		ns
t_w MS, MR pulse width	Waveform 2	50		15		ns
t_{rec} Recovery time, MR to \overline{CP}	Waveform 2			25		ns
t_{rec} Recover time, MS to \overline{CP}	Waveforms 2 & 3			25		ns

3

AC WAVEFORMS



TEST CIRCUITS AND WAVEFORMS



DECODERS/DEMULTIPLEXERS

54/74LS138, S138

1-Of-8 Decoder/Demultiplexer

- Demultiplexing capability
- Multiple input enable for easy expansion
- Ideal for memory chip select decoding
- Direct replacement for Intel 3205

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74LS138	20ns	6.3mA
74S138	7ns	49mA

DESCRIPTION

The '138 decoder accepts three binary weighted inputs (A_0, A_1, A_2) and when enabled, provides eight mutually exclusive, active LOW outputs (0-7). The device features three Enable Inputs: two active LOW (\bar{E}_1, \bar{E}_2) and one active HIGH (E_3). Every output will be HIGH unless \bar{E}_1 and \bar{E}_2 are LOW and E_3 is HIGH. This multiple enable function allows easy parallel expansion of the device to a 1-of-32 (5 lines to 32 lines) decoder with just four '138s and one inverter.

The device can be used as an eight output demultiplexer by using one of the active LOW Enable inputs as the Data input and the remaining Enable inputs as strobes. Enable inputs not used must be permanently tied to their appropriate active HIGH or active LOW state.

ORDERING CODE


PACKAGES	COMMERCIAL RANGES	MILITARY RANGES
	$V_{CC} = 5V \pm 5\%; T_A = 0^\circ C \text{ to } +70^\circ C$	$V_{CC} = 5V \pm 10\%; T_A = -55^\circ C \text{ to } +125^\circ C$
Plastic DIP	N74S138N • N74LS138N	
Ceramic DIP	N74S138F • N74LS138F	S54S138F • S54LS138F
Flatpack		S54S138W • S54LS138W

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54/74S	54/74LS
All	Inputs	1Sul	1LSul
All	Outputs	10Sul	10LSul

NOTE
Where a 54/74S unit load (Sul) is 50 μ A I_{IH} and -2.0mA I_{IL} , and a 54/74LS unit load (LSul) is 20 μ A I_{IH} and -0.4mA I_{IL} .


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



DECODERS/DEMULTIPLEXERS

54/74LS138, S138

LOGIC DIAGRAM



FUNCTION TABLE

INPUTS						OUTPUTS							
E ₁	E ₂	E ₃	A ₀	A ₁	A ₂	0	1	2	3	4	5	6	7
H	X	X	X	X	X	H	H	H	H	H	H	H	H
X	H	X	X	X	X	H	H	H	H	H	H	H	H
X	X	L	X	X	X	H	H	H	H	H	H	H	H
L	L	H	L	L	L	L	H	H	H	H	H	H	H
L	L	H	L	L	L	L	H	L	H	H	H	H	H
L	L	H	L	L	L	L	H	L	L	H	H	H	H
L	L	H	L	L	L	L	H	L	L	L	H	H	H
L	L	H	L	L	L	L	H	L	L	L	L	H	H
L	L	H	L	L	L	L	H	L	L	L	L	L	H
L	L	H	L	L	L	L	H	L	L	L	L	L	L

NOTES
 H = HIGH voltage level
 L = LOW voltage level
 X = Don't care

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

PARAMETER	54LS	54S	74LS	74S	UNIT
V _{CC} Supply voltage	7.0	7.0	7.0	7.0	V
V _{IN} Input voltage	-0.5 to +7.0	-0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	V
I _{IN} Input current	-30 to +1	-30 to +5	-30 to +1	-30 to +5	mA
V _{OUT} Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
T _A Operating free-air temperature range	-55 to +125		0 to 70		°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER		54/74LS			54/74S			UNIT
		Min	Nom	Max	Min	Nom	Max	
V _{CC} Supply voltage	Mil	4.5	5.0	5.5	4.5	5.0	5.5	V
	Com'l	4.75	5.0	5.25	4.75	5.0	5.25	V
V _{IH} HIGH-level input voltage		2.0			2.0			V
V _{IL} LOW-level input voltage	Mil			+0.7			+0.8	V
	Com'l			+0.8			+0.8	V
I _{IK} Input clamp current				-18			-18	mA
I _{OH} HIGH-level output current				-400			-1000	μA
I _{OL} LOW-level output current	Mil			4			20	mA
	Com'l			8			20	mA
T _A Operating free-air temperature	Mil	-55		+125	-55		+125	°C
	Com'l	0		70	0		70	°C

NOTE
 V_{IL} = +0.7V MAX for 54S at T_A = +125°C only.

DECODERS/DEMULTIPLEXERS

54/74LS138, S138


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER	TEST CONDITIONS ¹	54/74LS138			54/74S138			UNIT
		Min	Typ ²	Max	Min	Typ ²	Max	
V_{OH} HIGH-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = \text{MIN}, V_{IL} = \text{MAX}, I_{OH} = \text{MAX}$	Mil	2.5	3.4		2.5	3.4	V
		Com'l	2.7	3.4		2.7	3.4	V
V_{OL} LOW-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = \text{MIN}, V_{IL} = \text{MAX}$	MIL	0.25	0.4			0.5 ⁵	V
								Com'l
		$I_{OL} = 4\text{mA}$	74LS	0.25	0.4			
V_{IK} Input clamp voltage	$V_{CC} = \text{MIN}, I_I = I_{IK}$			-1.5			-1.2	V
I_I Input current at maximum input voltage	$V_{CC} = \text{MAX}$	$V_I = 5.5\text{V}$					1.0	mA
		$V_I = 7.0\text{V}$			0.1			mA
I_{IH} HIGH-level input current	$V_{CC} = \text{MAX}, V_I = 2.7\text{V}$			20			50	μA
I_{IL} LOW-level input current	$V_{CC} = \text{MAX}$	$V_I = 0.4\text{V}$			-0.4			mA
		$V_I = 0.5\text{V}$					-2	mA
I_{OS} Short-circuit output current ³	$V_{CC} = \text{MAX}$	-20		-100	-40		-100	mA
I_{CC} Supply current ⁴ (total)	$V_{CC} = \text{MAX}$		6.3	10		49	74	mA

NOTES

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}$.
- I_{OS} is tested with $V_{OUT} = +0.5\text{V}$ and $V_{CC} = V_{CC} \text{ MAX} + 0.5\text{V}$. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- To measure I_{CC} , outputs must be enabled and open.
- $V_{OL} = +0.45\text{V MAX}$ for 54S at $T_A = +125^\circ\text{C}$ only.

AC WAVEFORMS

AC CHARACTERISTICS $T_A = 25^\circ\text{C}, V_{CC} = 5.0\text{V}$

PARAMETER	TEST CONDITIONS	54/74LS		54/74S		UNIT
		$C_L = 15\text{pF}, R_L = 2\text{k}\Omega$		$C_L = 15\text{pF}, R_L = 280\Omega$		
		Min	Max	Min	Max	
t_{PLH} t_{PHL}	Propagation delay Address to output		20 41		7 10.5	ns
t_{PLH} t_{PHL}	Propagation delay Address to output		27 39		12 12	ns
t_{PLH} t_{PHL}	Propagation delay Enable to output		18 32		8 11	ns
t_{PLH} t_{PHL}	Propagation delay Enable to output		26 38		11 11	ns

DECODERS/DEMULTIPLEXERS

54/74LS138, S138

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUIT FOR 54/74 TOTEM-POLE OUTPUTS

DEFINITIONS

R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value.
 C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.
 D = Diodes are 1N916, 1N3064, or equivalent.
 t_{TLH} , t_{THL} Values should be less than or equal to the table entries.

INPUT PULSE DEFINITIONS

$V_M = 1.3V$ for 54LS/74LS; $V_M = 1.5V$ for all other TTL families.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	Pulse Width	t_{TLM}	t_{THL}
54/74	3.0V	1MHz	500ns	7ns	7ns
54LS/74LS	3.0V	1MHz	500ns	15ns	6ns
54S/74S	3.0V	1MHz	500ns	2.5ns	2.5ns

ศูนย์วิทยุโทรพยากรณ์
 จุฬาลงกรณ์มหาวิทยาลัย

COUNTERS

54/74192, 54/74193, LS192, LS193

'192 Presettable BCD Decade Up/Down Counter
'193 Presettable 4-Bit Binary Up/Down Counter

- Synchronous reversible 4-bit binary counting
- Asynchronous parallel load
- Asynchronous reset (clear)
- Expandable without external logic

DESCRIPTION

The '192 and '193 are 4-bit synchronous up/down counters — the '192 counts in BCD mode and the '193 counts in the binary mode. Separate up/down clocks, CP_U and CP_D respectively, simplify operation. The outputs change state synchronously with the LOW-to-HIGH transition of either Clock input. If the CP_U clock is pulsed while CP_D is held HIGH, the device will count up . . . if CP_D is pulsed while the CP_U is held HIGH, the device will count down. Only one Clock input can be held HIGH at any time, or erroneous operation will result. The device can be cleared at any time by the asynchronous reset pin — it may also be loaded in parallel by activating the asynchronous parallel load pin.

Inside the device are four master-slave JK flip-flops with the necessary steering logic to provide the asynchronous reset, load, and synchronous count up and count down functions.

Each flip-flop contains JK feedback from slave to master, such that a LOW-to-HIGH

TYPE	TYPICAL f_{MAX}	TYPICAL SUPPLY CURRENT
74192	32MHz	65mA
74LS192	32MHz	19mA
74193	32MHz	65mA
74LS193	32MHz	19mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGES	MILITARY RANGES
	$V_{CC} = 5V \pm 5\%$; $T_A = 0^\circ C$ to $+70^\circ C$	$V_{CC} = 5V \pm 10\%$; $T_A = -55^\circ C$ to $+125^\circ C$
Plastic DIP	N74192N • N74LS192N N74193N • N74LS193N	
Ceramic DIP	N74192F • N74LS192F N74193F • N74LS193F	S54LS192F S54193F • S54LS193F
Flatpack		S54LS192W S54193W • S54LS193W

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74	54/74LS
All	Inputs	1uI	1LSuI
All	Outputs	10uI	10LSuI


NOTE
Where a 54/74 unit load (uI) is understood to be $40\mu A I_{IH}$ and $-1.6mA I_{IL}$, and a 54/74LS unit load (LSuI) is $20\mu A I_{IH}$ and $-0.4mA I_{IL}$.

transition on the CP_D input will decrease the count by one, while a similar transition on the CP_U input will advance the count by one.


One clock should be held HIGH while counting with the other, because the cir-

cuit will either count by two's or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either Clock input is LOW. Applications requiring reversible operation must make the reversing decision while the activating clock is HIGH to avoid erroneous counts.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)




Signetics



COUNTERS


54/74192, 54/74193, LS192, LS193

LOGIC DIAGRAM, '193



3

STATE DIAGRAM, '193



MODE SELECT—FUNCTION TABLE, '193

OPERATING MODE	INPUTS								OUTPUTS					
	MR	PL	CP _U	CP _D	D ₀	D ₁	D ₂	D ₃	Q ₀	Q ₁	Q ₂	Q ₃	TC _U	TC _D
Reset (clear)	H	X	X	L	X	X	X	X	L	L	L	L	H	L
	H	X	X	H	X	X	X	X	L	L	L	L	H	H
Parallel load	L	L	X	L	L	L	L	L	L	L	L	L	H	L
	L	L	X	H	L	L	L	L	L	L	L	L	H	H
	L	L	X	X	H	H	H	H	H	H	H	H	L	H
Count up	L	H	1	H	X	X	X	X	Count up				H ^(c)	H
Count down	L	H	H	1	X	X	X	X	Count down				H	H ^(d)


H = HIGH voltage level
L = LOW voltage level
X = Don't care
1 = LOW-to-HIGH clock transition

NOTES
c. TC_U = CP_U at terminal count up (HHHH).
d. TC_D = CP_D at terminal count down (LLLL).


COUNTERS

54/74192, 54/74193, LS192, LS193

FUNCTIONAL WAVEFORMS (Typical clear, load, and count sequences)



FUNCTIONAL WAVEFORMS (Typical clear, load, and count sequences)



COUNTERS

54/74192, 54/74193, LS192, LS193

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

PARAMETER	54	54LS	74	74LS	UNIT
V _{CC} Supply voltage	7.0	7.0	7.0	7.0	V
V _{IN} Input voltage	-0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	-0.5 to +7.0	V
I _{IN} Input current	-30 to +5	-30 to +1	-30 to +5	-30 to +1	mA
V _{OUT} Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
T _A Operating free-air temperature range	-55 to +125		0 to 70		°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER		54/74			54/74LS			UNIT
		Min	Nom	Max	Min	Nom	Max	
V _{CC} Supply voltage	Mil	4.5	5.0	5.5	4.5	5.0	5.5	V
	Com'l	4.75	5.0	5.25	4.75	5.0	5.25	V
V _{IH} HIGH-level input voltage		2.0			2.0			V
V _{IL} LOW-level input voltage	Mil			+0.8			+0.7	V
	Com'l			+0.8			+0.8	V
I _{IK} Input clamp current				-12			-18	mA
I _{OH} HIGH-level output current				-800			-400	mA
I _{OL} LOW-level output current	Mil			16			4	mA
	Com'l			16			8	mA
T _A Operating free-air temperature	Mil	-55		+125	-55		+125	°C
	Com'l	0		70	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER	TEST CONDITIONS ¹	54/74192, '193			54/74LS192, '193			UNIT	
		Min	Typ ²	Max	Min	Typ ²	Max		
V _{OH} HIGH-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX, I _{OH} = MAX	Mil	2.4	3.4		2.5	3.4	V	
		Com'l	2.4	3.4		2.7	3.4	V	
V _{OL} LOW-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX	I _{OL} = MAX	Mil	0.2	0.4		0.25	0.4	V
			Com'l		0.2	0.4		0.35	0.5
		I _{OL} = 4mA	74LS				0.25	0.4	V
V _{IK} Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}				-1.5		-1.5	V	
I _I Input current at maximum input voltage	V _{CC} = MAX	V _I = 5.5V			1.0			mA	
		V _I = 7.0V					0.1	mA	
I _{IH} HIGH-level input current	V _{CC} = MAX	V _I = 2.4V			40			μA	
		V _I = 2.7V					20	μA	
I _{IL} LOW-level input current	V _{CC} = MAX, V _I = 0.4V				-1.6		-0.4	mA	
I _{OS} Short-circuit output current ³	V _{CC} = MAX	Mil	-20		-65	-20		-100	mA
		Com'l	-18		-65	-20		-100	mA
I _{CC} Supply current ⁴ (total)	V _{CC} = MAX	Mil		65	89		19	34	mA
		Com'l		65	102		19	34	mA

NOTES

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V_{CC} = 5V, T_A = 25°C.
- I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- Measure I_{CC} with Parallel Load and Master Reset Inputs grounded, all other outputs at 4.5V and all outputs open.

Signetics

COUNTERS

54/74192, 54/74193, LS192, LS193

AC CHARACTERISTICS $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$

PARAMETER	TEST CONDITIONS	54/74		54LS/74LS		UNIT
		$C_L = 15\text{pF}$, $R_L = 400\Omega$		$C_L = 15\text{pF}$, $R_L = 2\text{k}\Omega$		
		Min	Max	Min	Max	
f_{MAX} Maximum input count frequency	Waveform 1	25		25		MHz
t_{PLH} Propagation delay t_{PHL} CP_U input to TC_U output	Waveform 2		26 24		26 24	ns
t_{PLH} Propagation delay t_{PHL} CP_D input to TC_D output	Waveform 2		24 24		24 24	ns
t_{PLH} Propagation delay t_{PHL} CP_U or CP_D to Q_n outputs	Waveform 1		38 47		38 47	ns
t_{PLH} Propagation delay t_{PHL} PL input to Q_n output	Waveform 3		40 40		40 40	ns
t_{PHL} Propagation delay, MR to output	Waveform 4		35		35	ns

NOTE
Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_p , I_p , pulse width or duty cycle.

AC SETUP REQUIREMENTS $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$

PARAMETER	TEST CONDITIONS	54/74		54LS/74LS		UNIT
		Min	Max	Min	Max	
t_W CP_U pulse width	Waveform 1	20		20		ns
t_W CP_D pulse width	Waveform 1	20		20		ns
t_W PL pulse width	Waveform 3	20		20		ns
t_W MR pulse width	Waveform 4	20		20		ns
t_s Setup time, Data to \overline{PL}	Waveform 5	20		20		ns
t_h Hold time, Data to \overline{PL}	Waveform 5	0		5		ns
t_{rec} Recovery time, \overline{PL} to CP	Waveform 3	40		40		ns
t_{rec} Recovery time, MR to CP	Waveform 4	40		40		ns

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUIT FOR 54/74 TOTEM-POLE OUTPUTS

INPUT PULSE DEFINITIONS

$V_M = 1.3\text{V}$ for 54LS/74LS; $V_M = 1.5\text{V}$ for all other TTL families.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	Pulse Width	$t_{TLH}(t)$	$t_{THL}(t)$
54/74	3.0V	1MHz	500ns	7ns	7ns
54LS/74LS	3.0V	1MHz	500ns	15ns	6ns
54S/74S	3.0V	1MHz	500ns	2.5ns	2.5ns


DEFINITIONS

R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value.
 C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.
 D = Diodes are 1N916, 1N3064, or equivalent.
 t_{TLH} , t_{THL} Values should be less than or equal to the table entries.

COUNTERS


54/74192, 54/74193, LS192, LS193

AC WAVEFORMS



3

APPLICATION



Signetics

BUFFERS

54/74LS244, S244

Octal Buffers (3-State)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74LS244	12ns	25mA
74S244	6ns	112mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGES	MILITARY RANGES
	$V_{CC} = 5V \pm 5\%$; $T_A = 0^\circ C$ to $+70^\circ C$	$V_{CC} = 5V \pm 10\%$; $T_A = -55^\circ C$ to $+125^\circ C$
Plastic DIP	N74LS244N • N74S244N	
Ceramic DIP	74LS244F • N74S244F	S54LS244F • S54S244F

3

FUNCTION TABLE

INPUTS				OUTPUTS	
\overline{OE}_a	I_a	\overline{OE}_b	I_b	Y_a	Y_b
L	L	L	L	L	L
L	H	L	H	H	H
H	X	H	X	(Z)	(Z)


H = HIGH voltage level
 L = LOW voltage level
 X = Don't care
 (Z) = HIGH impedance (off) state

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54/74S	54/74LS
All	Inputs	1Sul	1LSul
All	Outputs	24Sul	30LSul

NOTE
 A 54/74S unit load (Sul) is 50 μ A I_{IH} and -2.0mA I_{IL} , and a 54/74LS unit load (LSul) is 20 μ A I_{IH} and -0.4mA I_{IL} .


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



Signetics

BUFFERS

54/74LS244, S244

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

PARAMETER	54LS	54S	74LS	74S	UNIT
V _{CC} Supply voltage	7.0	7.0	7.0	7.0	V
V _{IN} Input voltage	-0.5 to +7.0	-0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	V
I _{IN} Input current	-30 to +1	-30 to +5	-30 to +1	-30 to +5	mA
V _{OUT} Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
T _A Operating free-air temperature range	-55 to +125		0 to 70		°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER		54/74LS			54/74S			UNIT
		Min	Nom	Max	Min	Nom	Max	
V _{CC} Supply voltage	Mil	4.5	5.0	5.5	4.5	5.0	5.5	V
	Com'l	4.75	5.0	5.25	4.75	5.0	5.25	V
V _{IH} HIGH-level input voltage		2.0			2.0			V
V _{IL} LOW-level input voltage	Mil	+0.7			+0.8			V
	Com'l	+0.8			+0.8			V
I _{IK} Input clamp current		-18			-18			mA
I _{OH} HIGH-level output current	Mil	-12			-12			mA
	Com'l	-15			-15			mA
I _{OL} LOW-level output current	Mil	12			48			mA
	Com'l	24			64			mA
T _A Operating free-air temperature	Mil	-55	+125		-55	+125		°C
	Com'l	0	70		0	70		°C

NOTE
V_{IL} = +0.7V MAX for 54S at T_A = +125°C only.

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUIT FOR 3-STATE OUTPUTS

SWITCH POSITION

Test	Switch 1	Switch 2
I _{PZH}	Open	Closed
I _{PZL}	Closed	Open
I _{PHZ}	Closed	Closed
I _{PLZ}	Closed	Closed

DEFINITIONS
R_L = Load resistor to V_{CC}; see AC CHARACTERISTICS for value.
C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.
D = Diodes are 1N916, 1N3064, or equivalent.
R_X = 1kΩ for 54/74, 54S/74S, R_X = 5kΩ for 54LS/74LS.
t_{TLH}, t_{THL} Values should be less than or equal to the table entries.

INPUT PULSE DEFINITIONS

V_M = 1.3V for 54LS/74LS; V_M = 1.5V for all other TTL families.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}
54/74	3.0V	1MHz	500ns	7.5ns	7ns
54LS/74LS	3.0V	1MHz	500ns	15ns	6ns
54S/74S	3.0V	1MHz	500ns	2.5ns	2.5ns

BUFFERS

54/74LS244, S244

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER	TEST CONDITIONS ¹	54/74LS244			54/74S244			UNIT
		Min	Typ ²	Max	Min	Typ ²	Max	
ΔV_T Hysteresis ($V_{T+} - V_{T-}$)	$V_{CC} = \text{MIN}$	0.2	0.4		0.2	0.4		V
V_{OH} HIGH-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = \text{MIN}, V_{IL} = 0.5V,$ $I_{OH} = \text{MAX}$	2.0			2.0			V
	$V_{CC} = \text{MIN}, V_{IH} = \text{MIN}, V_{IL} = \text{MAX},$ $I_{OH} = -3\text{mA}$	2.4	3.4		2.4			V
V_{OL} LOW-level output voltage	$V_{CC} = \text{MIN},$ $V_{IH} = \text{MIN},$ $V_{IL} = \text{MAX}$	$I_{OL} = \text{MAX}$	Mil		0.4		0.55	V
			Com'l		0.5		0.55	V
		$I_{OL} = 12\text{mA}$	74LS		0.4			V
V_{IK} Input clamp voltage	$V_{CC} = \text{MIN}, I_1 = I_{IK}$			-1.5		-1.2	V	
I_{OZH} Off-state output current, HIGH-level voltage applied	$V_{CC} = \text{MAX}, V_{IH} = \text{MIN},$ $V_{IL} = \text{MAX}$	$V_O = 2.7V$		20			μA	
		$V_O = 2.4V$				50	μA	
I_{OZL} Off-state output current, LOW-level voltage applied	$V_{CC} = \text{MAX}, V_{IH} = \text{MIN},$ $V_{IL} = \text{MAX}$	$V_O = 0.4V$		-20			μA	
		$V_O = 0.5V$				-50	μA	
I_i Input current at maximum input voltage	$V_{CC} = \text{MAX}$	$V_i = 5.5V$				1.0	mA	
		$V_i = 7.0V$		0.1			mA	
I_{IH} HIGH-level input current	$V_{CC} = \text{MAX}, V_i = 2.7V$			20		50	μA	
I_{IL} LOW-level input current	$V_{CC} = \text{MAX}$	$V_i = 0.4V$			-0.2		mA	
			\overline{OE} Inputs				-2.0	mA
		Other inputs					-0.4	mA
I_{OS} Short-circuit output current ³	$V_{CC} = \text{MAX}$	-40		-130	-50	-130	mA	
I_{CC} Supply current ⁴ (total)	$V_{CC} = \text{MAX}$	I_{CCH} Outputs HIGH	Mil	17	27	95	147	mA
			Com'l	17	27	95	160	mA
		I_{CCL} Outputs LOW	Mil	27	46	120	170	mA
			Com'l	27	46	120	180	mA
		I_{CCZ} Outputs OFF	Mil	32	54	120	170	mA
			Com'l	32	54	120	180	mA

NOTES

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at $V_{CC} = 5V, T_A = 25^\circ\text{C}$.
- I_{OS} is tested with $V_{OUT} = +0.5V$ and $V_{CC} = V_{CC\text{ MAX}} + 0.5V$. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- I_{CC} is measured with outputs open.

AC CHARACTERISTICS $T_A = 25^\circ\text{C}, V_{CC} = 5.0V$


PARAMETER	TEST CONDITIONS	54LS/74LS		54S/74S		UNIT
		$C_L = 45\text{pF}, R_L = 667\Omega$		$C_L = 50\text{pF}, R_L = 90\Omega$		
		Min	Max	Min	Max	
t_{PLH} Propagation delay	Waveform 1		18		9	ns
t_{PHL} Propagation delay	Waveform 1		18		9	ns
t_{PZH} Enable to HIGH	Waveform 2		23		12	ns
t_{PZL} Enable to LOW	Waveform 3		30		15	ns
t_{PHZ} Disable from HIGH	Waveform 2, $C_L = 5\text{pF}$		18		9	ns
t_{PLZ} Disable from LOW	Waveform 3, $C_L = 5\text{pF}$		25		15	ns

Signetics

BUFFERS

54/74LS244, S244

AC WAVEFORMS



ศูนย์วิทยทรัพยากร
จุฬาลงกรณ์มหาวิทยาลัย

TRANSCIVER

54/74LS245

Octal Transceiver (3-State)

- Octal bidirectional bus interface
- 3-State buffer outputs
- PNP inputs for reduced loading
- Hysteresis on all Data inputs

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74LS245	8ns	58mA

DESCRIPTION

The 'LS245 is an octal transceiver featuring non-inverting 3-State bus compatible outputs in both send and receive directions. The outputs are all capable of sinking 24mA and sourcing up to 15mA, producing very good capacitive drive characteristics. The device features a Chip Enable (CE) input for easy cascading and a Send/Receive (S/R) input for direction control. All Data inputs have hysteresis built in to minimize ac noise effects.

ORDERING CODE

PACKAGES	COMMERCIAL RANGES	MILITARY RANGES
	$V_{CC} = 5V \pm 5\%$; $T_A = 0^\circ C$ to $+70^\circ C$	$V_{CC} = 5V \pm 10\%$; $T_A = -55^\circ C$ to $+125^\circ C$
Plastic DIP	N74LS245N	
Ceramic DIP	N74LS245F	S54LS245F



FUNCTION TABLE

INPUTS		INPUTS/OUTPUTS	
CE	S/R	A _n	B _n
L	L	A = B	INPUTS
L	H	X	B = A
H	X	(Z)	(Z)


H = HIGH voltage level
 L = LOW voltage level
 X = Don't care
 (Z) = HIGH impedance "off" state

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54/74LS
All	Inputs	1LSul
All	Outputs	30LSul

NOTE
 A 5474LS unit load (LSul) is 20 μ A I_{IH} and -0.4mA I_{IL}.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



TRANSCEIVER

54/74LS245

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

PARAMETER	54LS	74LS	UNIT
V _{CC} Supply voltage	7.0	7.0	V
V _{IN} Input voltage	-0.5 to +7.0	-0.5 to +7.0	V
I _{IN} Input current	-30 to +1	-30 to +1	mA
V _{OUT} Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
T _A Operating free-air temperature range	-55 to +125	0 to 70	°C

NOTE
V_{IN} limited to 5.5V on A and B inputs only.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	54/74LS			UNIT	
	Min	Nom	Max		
V _{CC} Supply voltage	Mil	4.5	5.5	V	
	Com'l	4.75	5.0	5.25	V
V _{IH} HIGH-level input voltage	2.0			V	
V _{IL} LOW-level input voltage	Mil			+0.7	V
	Com'l			+0.8	V
I _{IH} Input clamp current				-18	mA
I _{OH} HIGH-level output current	Mil			-12	mA
	Com'l			-15	mA
I _{OL} LOW-level output current	Mil			12	mA
	Com'l			24	mA
T _A Operating free-air temperature	Mil	-55	+125	°C	
	Com'l	0	70	°C	

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUIT FOR 3-STATE OUTPUTS

SWITCH POSITION

Test	Switch 1	Switch 2
I _{PZH}	Open	Closed
I _{PZL}	Closed	Open
I _{PHZ}	Closed	Closed
I _{PLZ}	Closed	Closed

DEFINITIONS
R_L = Load resistor to V_{CC}; see AC CHARACTERISTICS for value.
C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.
D = Diodes are 1N916, 1N3064, or equivalent.
R_X = 1kΩ for 54/74, 54S/74S, R_X = 5kΩ for 54LS/74LS.
t_{TLH}, t_{THL} Values should be less than or equal to the table entries.

INPUT PULSE DEFINITIONS

V_M = 1.3V for 54LS/74LS; V_M = 1.5V for all other TTL families.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}
54/74	3.0V	1MHz	500ns	7ns	7ns
54LS/74LS	3.0V	1MHz	500ns	15ns	6ns
54S/74S	3.0V	1MHz	500ns	2.5ns	2.5ns

TRANSCEIVER

54/74LS245


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER	TEST CONDITIONS ¹	54/74LS245			UNIT	
		Min	Typ ²	Max		
ΔV_T Hysteresis ($V_{T+} - V_{T-}$)	$V_{CC} = \text{MIN}$	0.2	0.4		V	
V_{OH} HIGH-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = \text{MIN}, V_{IL} = \text{MAX}$	$I_{OH} = \text{MAX}$	2.0		V	
		$I_{OH} = -3\text{mA}$	2.4	3.4	V	
V_{OL} LOW-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = \text{MIN}, V_{IL} = \text{MAX}$	$I_{OL} = \text{MAX}$	Mil		0.4	V
			Com'l		0.5	V
		$I_{OL} = 12\text{mA}$	74LS		0.4	V
V_{IK} Input clamp voltage	$V_{CC} = \text{MIN}, I_I = I_{IK}$			-1.5	V	
I_{OZH} Off-state output current, HIGH-level voltage applied	$V_{CC} = \text{MAX}, V_O = 2.7\text{V}, \overline{CE} = 2.0\text{V}$			20	μA	
I_{OZL} Off-state output current, LOW-level voltage applied	$V_{CC} = \text{MAX}, V_O = 0.4\text{V}, \overline{CE} = 2.0\text{V}$			-200	μA	
I_I Input current at maximum input voltage	$V_{CC} = \text{MAX}$	$V_I = 5.5\text{V}$ A, B inputs			0.1	mA
		$V_I = 7.0\text{V}$ S/R, \overline{CE} inputs			0.1	mA
I_{IH} HIGH-level input current	$V_{CC} = \text{MAX}, V_I = 2.7\text{V}$			20	μA	
I_{IL} LOW-level input current	$V_{CC} = \text{MAX}, V_I = 0.4\text{V}$			-0.2	mA	
I_{OS} Short-circuit output current ³	$V_{CC} = \text{MAX}$		-40	-130	mA	
I_{CC} Supply current ⁴ (total)	$V_{CC} = \text{MAX}$	I_{CCH} Outputs HIGH		48	70	mA
		I_{CCL} Outputs LOW		62	90	mA
		I_{CCZ} Outputs OFF		64	95	mA

NOTES

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}$.
- I_{OS} is tested with $V_{OUT} = +0.5\text{V}$ and $V_{CC} = V_{CC\text{ MAX}} + 0.5\text{V}$. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- Measure I_{CC} with outputs open.

AC WAVEFORMS



3

TRANSCEIVER**54/74LS245****AC CHARACTERISTICS** $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$

PARAMETER	TEST CONDITIONS	54LS/74LS		UNIT
		$C_L = 45\text{pF}$, $R_L = 687\Omega$		
		Min	Max	
t_{PLH} Propagation delay	Waveform 1		12	ns
t_{PHL} Propagation delay	Waveform 1		12	ns
t_{PZH} Enable to HIGH	Waveform 2		40	ns
t_{PZL} Enable to LOW	Waveform 3		40	ns
t_{PHZ} Disable from HIGH	Waveform 2, $C_L = 5\text{pF}$		25	ns
t_{PLZ} Disable from LOW	Waveform 3, $C_L = 5\text{pF}$		25	ns

ศูนย์วิทยพัชกร
จุฬาลงกรณ์มหาวิทยาลัย

LATCHES/FLIP-FLOPS

54/74LS373, 54/74LS374, S373, S374

**'373 Octal Transparent Latch With 3-State Outputs
'374 Octal D Flip-Flop With 3-State Outputs**

- 8-bit transparent latch — '373
- 8-bit positive, edge-triggered register — '374
- 3-State output buffers
- Common 3-State Output Enable
- Independent register and 3-State buffer operation

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74LS373	19ns	24mA
74S373	10ns	105mA
74LS374	19ns	27mA
74S374	8ns	116mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGES	MILITARY RANGES
	$V_{CC} = 5V \pm 5\%$; $T_A = 0^\circ C$ to $+70^\circ C$	$V_{CC} = 5V \pm 10\%$; $T_A = -55^\circ C$ to $+125^\circ C$
Plastic	N74LS373N • N74S373N N74LS374N • N74S374N	
Ceramic DIP	N74LS373F • N74S373F N74LS374F • N74S374F	S54LS373F • S54S373F S54LS374F • S54S374F

DESCRIPTION

The '373 is an octal transparent latch coupled to eight 3-State output buffers. The two sections of the device are controlled independently by Latch Enable (E) and Output Enable (\overline{OE}) control gates.

The data on the D inputs are transferred to the latch outputs when the Latch Enable (E) input is HIGH. The latch remains transparent to the data inputs while E is HIGH, and stores the data present one setup time before the HIGH-to-LOW enable transition. The enable gate has about 400mV of hysteresis built in to help minimize problems that signal and ground noise can cause on the latching operation.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active LOW Output Enable (\overline{OE}) controls all eight 3-State buffers independent of the latch operation. When \overline{OE} is LOW, the latched or transparent data appears at the outputs. When \overline{OE} is HIGH, the outputs

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74S	54/74LS
All	Inputs	1Sul	1LSul
All	Outputs	10Sul	30LSul

NOTE


Where a 54/74S unit load (Sul) is 50 μ A I_{IH} and -2.0mA I_{IL} , and a 54/74LS unit load (LSul) is 20 μ A I_{IH} and -0.4mA I_{IL} .

are in the HIGH impedance "off" state, which means they will neither drive nor load the bus.


The '374 is an 8-bit, edge-triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled independently by the Clock (CP) and Output Enable (\overline{OE}) control gates.

The register is fully edge triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output. The clock buffer has about 400mV of hysteresis built in to help minimize problems that signal and ground noise can cause on the clocking operation.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



Signetics



LATCHES/FLIP-FLOPS


54/74LS373, 54/74LS374, S373, S374

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active LOW Output Enable (\overline{OE}) controls


all eight 3-State buffers independent of the register operation. When \overline{OE} is LOW, the data in the register appears at the outputs. When \overline{OE} is HIGH, the outputs are in

the HIGH impedance "off" state, which means they will neither drive nor load the bus.

LOGIC DIAGRAM, '373



LOGIC DIAGRAM, '374



MODE SELECT—FUNCTION TABLE, '373

OPERATING MODES	INPUTS			INTERNAL REGISTER	OUTPUTS
	\overline{OE}	E	D_n		Q_0-Q_7
Enable and read register	L	H	L	L	L
	L	H	H	H	H
Latch and read register	L	L	l	L	L
	L	L	h	H	H
Latch register and disable outputs	H	L	l	L	(Z)
	H	L	h	H	(Z)

MODE SELECT—FUNCTION TABLE, '374

OPERATING MODES	INPUTS			INTERNAL REGISTER	OUTPUTS
	\overline{OE}	CP	D_n		Q_0-Q_7
Load and read register	L	l	l	L	L
	L	l	h	H	H
Load register and disable outputs	H	l	l	L	(Z)
	H	l	h	H	(Z)

H = HIGH voltage level

h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition or

HIGH-to-LOW \overline{OE} transition

L = LOW voltage level

l = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition or

HIGH-to-LOW \overline{OE} transition.

(Z) = HIGH impedance "off" state

l = LOW-to-HIGH clock transition

LATCHES/FLIP-FLOPS**54/74LS373, 54/74LS374, S373, S374****ABSOLUTE MAXIMUM RATINGS** (Over operating free-air temperature range unless otherwise noted.)

PARAMETER		54LS	54S	74LS	74S	UNIT
V _{CC}	Supply voltage	7.0	7.0	7.0	7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	-0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	V
I _{IN}	Input current	-30 to +1	-30 to +5	-30 to +1	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state.	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
T _A	Operating free-air temperature range	-55 to +125		0 to 70		°C

3**RECOMMENDED OPERATING CONDITIONS**

PARAMETER		54/74LS			54/74S			UNIT	
		Min	Nom	Max	Min	Nom	Max		
V _{CC}	Supply voltage	Mil	4.5	5.0	5.5	4.5	5.0	5.5	V
		Com'l	4.75	5.0	5.25	4.75	5.0	5.25	V
V _{IH}	HIGH-level input voltage	2.0			2.0			V	
V _{IL}	LOW-level input voltage	Mil			+0.7			+0.8	V
		Com'l			+0.8			+0.8	V
I _{IK}	Input clamp current			-18			-18	mA	
I _{OH}	HIGH-level output current	Mil			-1.0			-2.0	mA
		Com'l			-2.6			-6.5	mA
I _{OL}	LOW-level output current	Mil			12			20	mA
		Com'l			24			20	mA
T _A	Operating free-air temperature	Mil	-55		+125	-55		+125	°C
		Com'l	0		70	0		70	°C

NOTE

V_{IL} = +0.7V MAX for 54S at T_A = +125°C only.

ศูนย์วิทยทรัพยากร
จุฬาลงกรณ์มหาวิทยาลัย

LATCHES/FLIP-FLOPS

54/74LS373, 54/74LS374, S373, S374

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER	TEST CONDITIONS ¹	54/74LS373, 374			54/74S373, 374			UNIT	
		Min	Typ ²	Max	Min	Typ ²	Max		
V _{OH} HIGH-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX, I _{OH} = MAX	Mil	2.4	3.4		2.4	3.0	V	
		Com'l	2.4	3.1		2.4	3.1	V	
V _{OL} LOW-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX	I _{OL} = MAX		0.25	0.4		0.5 ⁴	V	
		I _{OL} = 12mA	74LS	0.25	0.4		0.5	V	
V _{IK} Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}				-1.5		-1.2	V	
I _{OZH} Off-state output current, HIGH-level voltage applied	V _{CC} = MAX, V _{IH} = MIN	V _O = 2.7V			20			μA	
		V _O = 2.4V					50	μA	
I _{OZL} Off-state output current, LOW-level voltage applied	V _{CC} = MAX, V _{IH} = MIN	V _O = 0.4V			-20			μA	
		V _O = 0.5V					-50	μA	
I _I Input current at maximum input voltage	V _{CC} = MAX	V _I = 7.0V			0.1			mA	
		V _I = 5.5V					1.0	mA	
I _{IH} HIGH-level input current	V _{CC} = MAX, V _I = 2.7V				20		50	μA	
I _{IL} LOW-level input current	V _{CC} = MAX	V _I = 0.4V			-0.4			mA	
		V _I = 0.5V					-0.25	mA	
I _{OS} Short-circuit output current ³	V _{CC} = MAX			-30		-130	-40	mA	
I _{CC} Supply current (total)	V _{CC} = MAX	I _{CCZ} \overline{OE} = 4.5V 'LS373		24	40				mA
		I _{CCL} \overline{OE} = 0V 'S373					105	160	mA
		I _{CCZ} \overline{OE} = 4.5V 'LS374		27	40				mA
		I _{CCL} All inputs grounded 'S374					102	140	mA
		I _{CCZ} CP, \overline{OE} = 4.5V D inputs = GND 'S374					131	180	mA

NOTES

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V_{CC} = 5V, T_A = 25°C.
- I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- V_{OL} = +0.45V MAX for 54S at T_A = +125°C only.

AC CHARACTERISTICS T_A = 25°C, V_{CC} = 5.0V

PARAMETER	TEST CONDITIONS	54/74LS		54/74S		UNIT
		C _L = 45pF, R _L = 667Ω		C _L = 15pF, R _L = 280Ω		
		Min	Max	Min	Max	
f _{MAX} Maximum clock frequency	Waveform 6, '374	35		75		MHz
t _{PLH} Propagation delay Latch Enable to output	Waveform 1, '373		30		14	ns
t _{PHL} Propagation delay Data to output	Waveform 4, '373		30		18	ns
t _{PLH} Propagation delay Clock to output	Waveform 6, '374		18		12	ns
t _{PHL} Propagation delay Enable time to HIGH level	Waveform 2		18		12	ns
t _{PZH} Propagation delay Enable time to LOW level	Waveform 3, '373 '374		28		15	ns
t _{PZL} Propagation delay Disable time from HIGH level	Waveform 2, C _L = 5pF		28		17	ns
t _{PHZ} Propagation delay Disable time from LOW level	Waveform 3, C _L = 5pF		36		18	ns
t _{PLZ} Propagation delay	Waveform 2, C _L = 5pF		28		18	ns
t _{PHZ} Propagation delay	Waveform 2, C _L = 5pF		20		9	ns
t _{PLZ} Propagation delay	Waveform 3, C _L = 5pF		25		12	ns

NOTE


Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.

Signetics

LATCHES/FLIP-FLOPS

54/74LS373, 54/74LS374, S373, S374

AC WAVEFORMS



3

LATCHES/FLIP-FLOPS

54/74LS373, 54/74LS374, S373, S374

AC SETUP REQUIREMENTS $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$

PARAMETER	TEST CONDITIONS	54/74LS		54/74S		UNIT
		Min	Max	Min	Max	
$t_{w(H)}$ $t_{w(L)}$	Latch Enable pulse width	Waveform 1, '373	15 15		6 7.3	ns
t_s	Setup time, Data to Latch Enable	Waveform 5, '373	5		0	ns
t_h	Hold time, Data to Latch Enable	Waveform 5, '373	20		10	ns
$t_{w(H)}$ $t_{w(L)}$	Clock pulse width	Waveform 6, '374	15 15		6 7.3	ns
t_s	Setup time, Data to Clock	Waveform 7, '374	20		5	ns
t_h	Hold time, Data to Clock	Waveform 7, '374	0		2	ns

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUIT FOR 3-STATE OUTPUTS

SWITCH POSITION

Test	Switch 1	Switch 2
t_{PZH}	Open	Closed
t_{PZL}	Closed	Open
t_{PHZ}	Closed	Closed
t_{PLZ}	Closed	Closed

DEFINITIONS
 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value.
 C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.
 D = Diodes are 1N916, 1N3064, or equivalent.
 R_X = 1k Ω for 54/74, 54S/74S, R_X = 5k Ω for 54LS/74LS.
 t_{TLH} , t_{THL} Values should be less than or equal to the table entries.

INPUT PULSE DEFINITIONS

$V_M = 1.3\text{V}$ for 54LS/74LS; $V_M = 1.5\text{V}$ for all other TTL families.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	Pulse Width	t_{TLH}	t_{THL}
54/74	3.0V	1MHz	500ns	7ns	7ns
54LS/74LS	3.0V	1MHz	500ns	15ns	6ns
54S/74S	3.0V	1MHz	500ns	2.5ns	2.5ns

ศูนย์วิทยพัทยากร
จุฬาลงกรณ์มหาวิทยาลัย

ประวัติผู้เขียน

นาย พรยุทธ ชินมawangค์ เกิดเมื่อวันที่ 16 เมษายน พ.ศ. 2501
ที่อำเภอบัวใหญ่ จังหวัดนครราชสีมา สำเร็จการศึกษาระดับปริญญาบัณฑิต จาก
ภาควิชา ฟิสิกส์ คณะวิทยาศาสตร์ มหาวิทยาลัยเชียงใหม่ เมื่อ ปี พ.ศ. 2523
แล้วเข้าศึกษาต่อในระดับปริญญาโท สาขา นิวเคลียร์เทคโนโลยี คณะ
วิศวกรรมศาสตร์ จุฬาลงกรณ์มหาวิทยาลัย ขณะที่ยังศึกษาอยู่ได้ทำงานอยู่ที่ บริษัท
ซิกเนติกส์ ไทยแลนด์จำกัด ตำแหน่ง วิศวกรควบคุมคุณภาพ



ศูนย์วิทยทรัพยากร
จุฬาลงกรณ์มหาวิทยาลัย