



เอกสารอ้างอิง

1. มงคล เถษนกรินทร์. "ข้อคิดเห็นเกี่ยวกับการปฏิบัติงานและการใช้ศัพท์เทคนิคแปลทางวิศวกรรมไฟฟ้า". ภาควิชาวิศวกรรมไฟฟ้า, คณะวิศวกรรมศาสตร์, จุฬาลงกรณ์มหาวิทยาลัย : (ม.ป.ท), ๒๕๒๒ (อักษรดำเนา)
2. Control Data Corporation. Cyber 18 Computer Systems: Overview Manual. rev.02. La Jolla, Calif.: Publications and Graphics Division, 1976.
3. Control Data Corporation. CDC Cyber 18 Computer Systems: Site Planning Kit. rev.C. La Jolla, Calif.: Publication and Graphics Division, 1977.
4. Control Data Corporation. CDC Cyber 18 Computer Systems With MOS Memory : Installation Manual. rev.J. La Jolla, Calif.: Publication and Graphics Division, 1978.
5. Control Data Corporation. CDC 752 Keyboard Display Terminal: Hardware Maintenance Manual. rev.B. St. Paul, Minn.: Technical Publication Dept., 1978.
6. Control Data Corporation. Software Peripheral Drivers Reference Manual: Mass Storage Operating System. rev.D. La Jolla, Calif.: Publication and Graphics Division, 1978.
7. The International Telegraph and Telephone Consultative Committee (C.C.I.T.T.). IVth Plenary Assembly: Data Transmission. Vol.8.

8. Control Data Corporation. CDC FJ442-A Eight-Channel Asynchronous Communication Line Adapter : Hardware Reference/Maintenance Manual, rev.A. La Jolla, Calif.: Publication and Graphics Division, 1977.
9. Control Data Corporation. CDC CT103A/B and CT105A/B Line Printer Equipment : Reference and Field Service Manual, rev.C. (n.p.), 1978.
10. Control Data Corporation. CDC FH301-A Card Reader/Line Printer Controller : Hardware Reference/Maintenance Manual, rev.C. La Jolla, Calif.: Publication and Graphics Division, 1977.
11. Intel Corporation. Data Catalog. (n.p.), 1976.
12. National Semiconductors. Digital Integrated Circuits. (n.p.), 1975.

ภาคผนวก ก


รายละเอียดของไอซีต่าง ๆ ที่ใช้ในวงจร

QUAD 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER (NON-INV.) 54/74157


SPEED/PACKAGE AVAILABILITY

54 F.W	74 B.F
54LS F.W	74LS B.F
54S F.W	74S B.F

PIN CONFIGURATION



BLOCK DIAGRAM



TRUTH TABLE

STROBE S	INPUTS		A	B	OUTPUT Y
	SELECT				
H	X	X	X	X	L
L	L	L	X	X	L
L	L	H	X	X	H
L	H	X	L	L	L
L	H	X	H	H	H

H = high level, L = low level, X = irrelevant

SWITCHING CHARACTERISTICS $V_{CC} = 5V, T_A = 25^\circ C$

TEST CONDITIONS			54/74			54/74LS			54/74S			UNIT
			$C_L = 15pF$ $R_L = 400\Omega$			$C_L = 15pF$ $R_L = 2k\Omega$			$C_L = 15pF$ $R_L = 280\Omega$			
PARAMETER	FROM INPUT	TO OUTPUT	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
Propagation delay time												
t_{PLH}	Low-to-high	Data		9	14		9	14		5	7.5	ns.
t_{PHL}	High-to-low			9	14		9	14		4.5	6.5	
t_{PLH}	Low-to-high	Enable		13	20							
t_{PHL}	High-to-low			14	21							
t_{PLH}	Low-to-high	Select		15	23		15	23		9.5	15	
t_{PHL}	High-to-low			18	27		8	27		9.5	15	
t_{PLH}	Low-to-high	Strobe					13	20		8.5	12.5	
t_{PHL}	High-to-low						14	21		7.5	12	

Load circuit and typical waveforms are shown at the front of section.

QUAD D-TYPE EDGE-TRIGGERED FLIP-FLOP 54/74LS


SPEED/PACKAGE AVAILABILITY

54 F.W	74 B
54LS F.W	74LS B
	74S B


DESCRIPTION

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



TRUTH TABLE (EACH FLIP-FLOP)

INPUTS			OUTPUTS	
CLEAR	CLOCK	D	Q	Q̄
L	X	X	L	H
H	↑	H	H	L
H	↑	L	L	H
H	L	X	Q ₀	Q̄ ₀

H = high level (steady state)
 L = low level (steady state)
 X = irrelevant
 ↑ = transition from low to high level
 Q₀ = the level of Q before the indicated steady-state input conditions were established

SWITCHING CHARACTERISTICS V_{CC} = 5V, T_A = 25°C

TEST CONDITIONS			54/74			54/74LS			54/74S			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
^t Clock	Clock frequency		25	35		30	40		75	110		MHz
^t w	Width of pulse		20			20			12			ns
^t Setup	Clock											
	Clear											
^t Setup	Input setup time											
	Data		20			20			8			ns
^t Hold	Clear inactive		25			25			15			
	Input hold time		0			5			2			ns
Propagation delay time												
^t PLH	Low-to-high	Clear	16	25		16	25					ns
	High-to-low	Clear	23	35		23	35					
^t PHL	Low-to-high	Clock	20	30		20	30		9	12		
	High-to-low	Clock	21	30		21	35		11	17		
^t PLH	Low-to-high	Clear							13	15		
	High-to-low	Clear							13	22		

Load circuit and typical waveforms are shown at the front of section.



2102A, 2102AL

1K (1K x 1) STATIC RAM

P/N	Standby Pwr. (mW)	Operating Pwr. (mW)	Access (ns)
2102AL-4	35	174	450
2102AL	35	174	350
2102AL-2	42	342	250
2102A-2	---	342	250
2102A	---	289	350
2102A-4	---	289	450
2102A-6	---	289	650


- Single +5 Volts Supply Voltage
- Directly TTL Compatible: All Inputs and Output
- Standby Power Mode (2102AL)
- Three-State Output: OR-Tie Capability
- Inputs Protected: All Inputs Have Protection Against Static Charge
- Low Cost Packaging: 16 Pin Dual-In-Line Configuration

The Intel® 2102A is a high speed 1024 word by one bit static random access memory element using N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operated. The data is read out nondestructively and has the same polarity as the input data.

The 2102A is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives. A low standby power version (2102AL) is also available. It has all the same operating characteristics of the 2102A with the added feature of 35mW maximum power dissipation in standby and 174mW in operations.

It is directly TTL compatible in all respects: inputs, output, and a single +5 volt supply. A separate chip enable (\overline{CE}) lead allows easy selection of an individual package when outputs are OR-tied.

The Intel® 2102A is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance easy to use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.



2102A FAMILY

Absolute Maximum Ratings*

Ambient Temperature Under Bias	-10°C to 80°C
Storage Temperature	-65°C to +150°C
Voltage On Any Pin With Respect To Ground	-0.5V to +7V
Power Dissipation	1 Watt

*COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D. C. and Operating Characteristics

$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{V} \pm 5\%$ unless otherwise specified.

Symbol	Parameter	2102A, 2102A-4 2102AL, 2102AL-4 Limits			2102A-2, 2102AL-2 Limits		2101A-6 Limits		Unit	Test Conditions
		Min.	Typ. [1]	Max.	Min.	Typ. [1]	Max.	Min.		
I_{LI}	Input Load Current		1	10		1	10		μA	$V_{IH} = 0$ to 5.25V
I_{LOH}	Output Leakage Current		1	5		1	5		μA	$\bar{C}\bar{E} = 2.0\text{V}$, $V_{OUT} = V_{OH}$
I_{LOL}	Output Leakage Current		-1	-10		-1	-10		μA	$\bar{C}\bar{E} = 2.0\text{V}$, $V_{OUT} = 0.4\text{V}$
I_{CC}	Power Supply Current		33	Note 2		45	65		mA	All Inputs = 5.25V , Data Out Open, $T_A = 0^\circ\text{C}$
V_{IL}	Input Low Voltage	-0.5		0.8	-0.5		0.8	-0.5	0.65	V
V_{IH}	Input High Voltage	2.0		V_{CC}	2.0		V_{CC}	2.2	V_{CC}	V
V_{OL}	Output Low Voltage			0.4			0.4		0.45	V
V_{OH}	Output High Voltage	2.4			2.4			2.2		V

Notes: 1. Typical values are for $T_A = 25^\circ\text{C}$ and nominal supply voltage.


2. The maximum I_{CC} value is 55mA for the 2102A and 2102A-4, and 33mA for the 2102AL and 2102AL-4.

Standby Characteristics 2102AL, 2102AL-2, and 2102AL-4

$T_A = 0^\circ\text{C}$ to 70°C

Symbol	Parameter	2102AL, 2102AL-4 Limits			2102AL-2 Limits		Unit	Test Conditions	
		Min.	Typ. [1]	Max.	Min.	Typ. [1]			Max.
V_{PD}	V_{CC} in Standby	1.5			1.5		V		
$V_{CES}^{[2]}$	$\bar{C}\bar{E}$ Bias in Standby	2.0			2.0		V	$2.0\text{V} < V_{PD} < V_{CC} \text{ Max.}$ $1.5\text{V} < V_{PD} < 2.0\text{V}$	
I_{PD1}	Standby Current		15	23		20	28	mA	All Inputs = $V_{PD1} = 1.5\text{V}$
I_{PD2}	Standby Current		20	30		25	38	mA	All Inputs = $V_{PD2} = 2.0\text{V}$
t_{CP}	Chip Deselect to Standby Time	0			0			ns	
$t_R^{[3]}$	Standby Recovery Time	t_{RC}			t_{RC}			ns	

STANDBY WAVEFORMS



NOTES

1. Typical values are for $T_A = 25^\circ\text{C}$.
2. Consider the test conditions as shown: If the standby voltage (V_{PD}) is between 5.25V ($V_{CC} \text{ Max.}$) and 2.0V , then $\bar{C}\bar{E}$ must be held at 2.0V Min. (V_{IH}). If the standby voltage is less than 2.0V but greater than 1.5V ($V_{PD} \text{ Min.}$), then $\bar{C}\bar{E}$ and standby voltage must be at least the same value or, if they are different, $\bar{C}\bar{E}$ must be the more positive of the two.
3. $t_R = t_{RC}$ (READ CYCLE TIME)

2102A FAMILY

A. C. Characteristics $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5V \pm 5\%$ unless otherwise specified

READ CYCLE

Symbol	Parameter	2102A-2, 2102AL-2 Limits (ns)		2102A, 2102AL Limits (ns)		2102A-4, 2102AL-4 Limits (ns)		2102A-6 Limits (ns)	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
t_{RC}	Read Cycle	250		350		450		650	
t_A	Access Time		250		350		450		650
t_{CO}	Chip Enable to Output Time		130		180		230		400
t_{OH1}	Previous Read Data Valid with Respect to Address	40		40		40		50	
t_{OH2}	Previous Read Data Valid with Respect to Chip Enable	0		0		0		0	

WRITE CYCLE

t_{WC}	Write Cycle	250		350		450		650	
t_{AW}	Address to Write Setup Time	20		20		20		200	
t_{WP}	Write Pulse Width	180		250		300		400	
t_{WR}	Write Recovery Time	0		0		0		50	
t_{DW}	Data Setup Time	180		250		300		450	
t_{DH}	Data Hold Time	0		0		0		20	
t_{CW}	Chip Enable to Write Setup Time	180		250		300		550	

A. C. CONDITIONS OF TEST


Input Pulse Levels: 0.8 Volt to 2.0 Volt
 Input Rise and Fall Times: 10nsec
 Timing Measurement Inputs: 1.5 Volts
 Reference Levels Output: 0.8 and 2.0 Volts
 Output Load: 1 TTL Gate and $C_L = 100$ pF

Capacitance⁽²⁾ $T_A = 25^\circ\text{C}$, $f = 1\text{MHz}$

SYMBOL	TEST	LIMITS (pF)	
		TYP. (1)	MAX.
C_{IN}	INPUT CAPACITANCE (ALL INPUT PINS) $V_{IN} = 0V$	3	5
C_{OUT}	OUTPUT CAPACITANCE $V_{OUT} = 0V$	7	10


Waveforms

READ CYCLE



NOTES: 1 Typical values are for $T_A = 25^\circ\text{C}$ and nominal supply voltage
 2 This parameter is periodically sampled and is not 100% tested.


WRITE CYCLE




2102A FAMILY

Typical D. C. and A. C. Characteristics


POWER SUPPLY CURRENT VS. AMBIENT TEMPERATURE




POWER SUPPLY CURRENT VS. SUPPLY VOLTAGE




V_{IN} LIMITS VS. TEMPERATURE




OUTPUT SINK CURRENT VS. OUTPUT VOLTAGE



ACCESS TIME VS. AMBIENT TEMPERATURE



ACCESS TIME VS. LOAD CAPACITANCE



intel

1702A

2K (256 x 8) UV ERASABLE PROM

1702A-2	0.65 us Max.
1702A	1.0 us Max.
1702A-6	1.5 us Max.

- Fast Access Time: Max. 650 ns (1702A-2)
- Fast Programming: 2 Minutes for all 2048 Bits
- All 2048 Bits Guaranteed* Programmable: 100% Factory Tested
- Static MOS: No Clocks Required
- Inputs and Outputs DTL and TTL Compatible
- Three-State Output: OR-tie Capability

The 1702A is a 256 word by 8-bit electrically programmable ROM ideally suited for uses where fast turn-around and pattern experimentation are important. The 1702A undergoes complete programming and functional testing prior to shipment, thus insuring 100% programmability.

Initially all 2048 bits of the 1702A are in the "0" state (output low). Information is introduced by selectively programming "1"s (output high) in the proper bit location. The 1702A is packaged in a 24 pin dual in-line package with a transparent lid. The transparent lid allows the user to expose the 1702A to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device.


The circuitry of the 1702A is completely static. No clocks are required. Access times from 650ns to 1.5µs are available. A 1702AL family is available (see 1702AL data sheets for specifications) for those systems requiring lower power dissipation than the 1702A.

A pin-for-pin metal mask programmed ROM, the Intel 1302, is also available for large volume production runs of systems initially using the 1702A.

The 1702A is fabricated with silicon gate technology. This low threshold technology allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.

*Intel's liability shall be limited to replacing any unit which fails to program as desired.

PIN CONFIGURATION




*THIS PIN IS THE DATA INPUT LEAD DURING PROGRAMMING.

PIN NAMES

A ₀ -A ₇	Address Inputs
CS	Chip Select Input
D _{OUT1} -D _{OUT8}	Data Outputs

BLOCK DIAGRAM



NOTE: In the read mode a logic 1 at the address inputs and data outputs is a high and logic 0 is a low.

U.S. Patent No. 3660819

1702A FAMILY

PIN CONNECTIONS

The external lead connections to the 1702A differ, depending on whether the device is being programmed or used in read mode (see following table). In the programming mode, the data inputs 1-8 are pins 4-11 respectively. *The programming voltages and timing are shown in the ROM and PROM Programming instructions section, pages 3-57.*

MODE \ PIN	12 (V _{CC})	13 (Program)	14 (\overline{CS})	15 (V _{BB})	16 (V _{GG})	22 (V _{CC})	23 (V _{CC})	24 (V _{DD})
Read	V _{CC}	V _{CC}	GND	V _{CC}	V _{GG}	V _{CC}	V _{CC}	V _{DD}
Programming	GND	Program Pulse	GND	V _{BB}	Pulsed V _{GG}	GND	GND	Pulsed V _{DD}

Absolute Maximum Ratings*

Ambient Temperature Under Bias -10°C to +80°C
 Storage Temperature -65°C to +125°C
 Soldering Temperature of Leads (10 sec) +300°C
 Power Dissipation 2 Watts
 Read Operation: Input Voltages and Supply
 Voltages with respect to V_{CC} +0.5V to -20V
 Program Operation: Input Voltages and Supply
 Voltages with respect to V_{CC} -48V

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

D.C. and Operating Characteristics

T_A = 0°C to 70°C, V_{CC} = +5V ±5%, V_{DD} = -9V ±5%, V_{GG} = -9V ±5%, unless otherwise noted.

READ OPERATION


Symbol	Test	1702A, 1702A-6 Limits		1702A-2 Limits		Unit	Conditions		
		Min.	Typ. [1]	Max.	Min.			Typ. [1]	Max.
I _{LI}	Address and Chip Select Input Load Current			1		1	μA	V _{IN} = 0.0V	
I _{LO}	Output Leakage Current			1		1	μA	V _{OUT} = 0.0V, \overline{CS} = V _{IH2}	
I _{DD1} [1]	Power Supply Current		35	50		40	60	mA	\overline{CS} = V _{IH2} , I _{OL} = 0.0mA, T _A = 25°C, Continuous
I _{DD2}	Power Supply Current		32	46		37	55	mA	\overline{CS} = 0.0V, I _{OL} = 0.0mA, T _A = 25°C, Continuous
I _{DD3}	Power Supply Current		38	60		43	65	mA	\overline{CS} = V _{IH2} , I _{OL} = 0.0mA, T _A = 0°C, Continuous
I _{CF1}	Output Clamp Current		8	14		7	13	mA	V _{OUT} = -1.0V, T _A = 0°C, Continuous
I _{CF2}	Output Clamp Current		7	13		6	12	mA	V _{OUT} = -1.0V, T _A = 25°C, Continuous
I _{GG}	Gate Supply Current			1		1	μA		
V _{IL1}	Input Low Voltage for TTL Interface	-1		0.65	-1		0.65	V	
V _{IL2}	Input Low Voltage for MOS Interface	V _{DD}		V _{CC} -6	V _{DD}		V _{CC} -6	V	
V _{IH1}	Addr. Input High Voltage	V _{CC} -2		V _{CC} +0.3	V _{CC} -2		V _{CC} +0.3	V	
V _{IH2}	Chip Sel. Input High Volt.	V _{CC} -2		V _{CC} +0.3	V _{CC} -1.5		V _{CC} +0.3	V	
I _{OL}	Output Sink Current	1.6	4		1.6	4		mA	V _{OUT} = 0.45V
I _{OH}	Output Source Current	-2.0			-2.0			mA	V _{OUT} = 0.0V
V _{OL}	Output Low Voltage		-3	0.45		-3	0.45	V	I _{OL} = 1.6mA
V _{OH}	Output High Voltage	3.5	4.5		3.5	4.5		V	I _{OH} = -200μA

Note 1: Typical values are at nominal voltages and T_A = 25°C.


1702A FAMILY

Typical Characteristics


OUTPUT CURRENT VS. V_{DD} SUPPLY VOLTAGE




OUTPUT CURRENT VS. TEMPERATURE




OUTPUT SINK CURRENT VS. OUTPUT VOLTAGE




I_{DD} CURRENT VS. TEMPERATURE



ACCESS TIME VS. LOAD CAPACITANCE



ACCESS TIME VS. TEMPERATURE



1702A FAMILY

A.C. Characteristics

$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = +5V \pm 5\%$, $V_{DD} = -9V \pm 5\%$, $V_{GG} = -9V \pm 5\%$ unless otherwise noted

Symbol	Test	1702A Limits		1702A-2 Limits		1702A-6 Limits		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Freq.	Repetition Rate		1		1.6		0.66	MHz
t_{OH}	Previous Read Data Valid		0.1		0.1		0.1	μs
t_{ACC}	Address to Output Delay		1		0.65		1.5	μs
t_{CS}	Chip Select Delay		0.1		0.3		0.6	μs
t_{CO}	Output Delay From CS		0.9		0.35		0.9	μs
t_{OD}	Output Deselect		0.3		0.3		0.3	μs

Capacitance * $T_A = 25^\circ\text{C}$

SYMBOL	TEST	TYPICAL	MAXIMUM	UNIT	CONDITIONS
C_{IN}	Input Capacitance	8	15	pF	$V_{IN} = V_{CC}$ $\overline{CS} = V_{CC}$ $V_{OUT} = V_{CC}$ $V_{GG} = V_{CC}$
C_{OUT}	Output Capacitance	10	15	pF	

All unused pins are at A.C. ground

*This parameter is periodically sampled and is not 100% tested.


Switching Characteristics

Conditions of Test:


Input pulse amplitudes: 0 to 4V, t_r , $t_f \leq 50$ ns

Output load is 1 TTL gate; measurements made at output of TTL gate ($t_{PD} \leq 15$ ns), $C_L = 15$ pF

A) READ OPERATION



B) DESELECTION OF DATA OUTPUT IN OR-TIE OPERATION





2708, 2704

8K AND 4K UV ERASABLE PROM

- 2708 1024x8 Organization
- 2704 512x8 Organization

- Fast Programming — Typ. 100 sec. For All 8K Bits
- Low Power During Programming
- Access Time — 450 ns Max.
- Standard Power Supplies — +12V, +5V, -5V
- Static — No Clocks Required
- Inputs and Outputs TTL Compatible During Both Read and Program Modes
- Three-State Output — OR-Tie Capability


The Intel 2708/2704 are high speed 8192/4096 bit erasable and electrically reprogrammable ROMs (EPROM) ideally suited where fast turn around and pattern experimentation are important requirements.

The 2708/2704 are packaged in a 24 pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the devices.

A pin for pin mask programmed ROM, the Intel 2308, is available for large volume production runs of systems initially using the 2708.


The 2708/2704 is fabricated with the time proven N-channel silicon gate technology.

PIN CONFIGURATIONS



NOTE 1: 2704 PIN 22 - Vss.
2708 PIN 22 - Ag.

BLOCK DIAGRAM



PIN NAMES

A ₀ A ₈	ADDRESS INPUTS
O ₁ O ₈	DATA OUTPUTS
CS/WE	CHIP SELECT/WHITE ENABLE INPUT

PIN CONNECTION DURING READ OR PROGRAM

MODE	PIN NUMBER						
	9 11, 13 17	12	18	19	20	21	24
READ	D _{OUT}	V _{SS}	V _{SS}	V _{DD}	V _{IL}	V _{OH}	V _{CC}
PROGRAM	D _{IN}	V _{SS}	Pulsed V _{OH}	V _{DD}	V _{HW}	V _{HH}	V _{CC}

2708, 2704

PROGRAMMING

The programming specifications are in the ROM and PROM Programming Instructions (see page 3-59).

Absolute Maximum Ratings*

Temperature Under Bias	-25°C to +85°C
Storage Temperature	-65°C to +125°C
V _{DD} With Respect to V _{BB}	+20V to -0.3V
V _{CC} and V _{SS} With Respect to V _{BB}	+15V to -0.3V
All Input or Output Voltages With Respect to V _{BB} During Read	+15V to -0.3V
\overline{CS}/WE Input With Respect to V _{BB} During Programming	+20V to -0.3V
Program Input With Respect to V _{BB}	+35V to -0.3V
Power Dissipation	1.5W

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

READ OPERATION

D.C. and Operating Characteristics




T_A = 0°C to 70°C, V_{CC} = +5V ±5%, V_{DD} = +12V ±5%, V_{BB} = -5V ±5%, V_{SS} = 0V, Unless Otherwise Noted.

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Conditions
I _{LI}	Address and Chip Select Input Sink Current		1	10	μA	V _{IN} = 5.25 V or V _{IN} = V _{IL}
I _{LO}	Output Leakage Current		1	10	μA	V _{OUT} = 5.25V, \overline{CS}/WE = 5V
I _{DD} ^[2]	V _{DD} Supply Current		50	65	mA	Worst Case Supply Currents:
I _{CC} ^[2]	V _{CC} Supply Current		6	10	mA	All Inputs High
I _{BB} ^[2]	V _{BB} Supply Current		30	45	mA	\overline{CS}/WE = 5V; T _A = 0°C
V _{IL}	Input Low Voltage	V _{SS}		0.65	V	
V _{IH}	Input High Voltage	3.0		V _{CC} +1	V	
V _{OL}	Output Low Voltage			0.45	V	I _{OL} = 1.6mA
V _{OH1}	Output High Voltage	3.7			V	I _{OH} = -100μA
V _{OH2}	Output High Voltage	2.4			V	I _{OH} = -1mA
P _D	Power Dissipation			800	mW	T _A = 70°C

NOTES: 1. Typical values are for T_A = 25°C and nominal supply voltages.

2. The total power dissipation of the 2704/2708 is specified at 800 mW. It is not calculable by summing the various currents (I_{DD}, I_{CC}, and I_{BB}) multiplied by their respective voltages since current paths exist between the various power supplies and V_{SS}. The I_{DD}, I_{CC}, and I_{BB} currents should be used to determine power supply capacity only.

Typical D.C. Characteristics



2708, 2704

A.C. Characteristics

$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = +5\text{V} \pm 5\%$, $V_{DD} = +12\text{V} \pm 5\%$, $V_{BB} = -5\text{V} \pm 5\%$, $V_{SS} = 0\text{V}$, Unless Otherwise Noted.

Symbol	Parameter	Min.	Typ.	Max.	Unit
t_{ACC}	Address to Output Delay		280	450	ns
t_{CO}	Chip Select to Output Delay		60	120	ns
t_{DF}	Chip De-Select to Output Float	0		120	ns
t_{OH}	Address to Output Hold	0			ns

Capacitance⁽¹⁾ $T_A = 25^\circ\text{C}$, $f = 1\text{MHz}$

Symbol	Parameter	Typ.	Max.	Unit	Conditions
C_{IN}	Input Capacitance	4	6	pF	$V_{IN} = 0\text{V}$
C_{OUT}	Output Capacitance	8	12	pF	$V_{OUT} = 0\text{V}$

Note 1. This parameter is periodically sampled and not 100% tested.




A.C. Test Conditions:

Output Load: 1 TTL gate and $C_L = 100\text{pF}$

Input Rise and Fall Times: $\leq 20\text{ns}$

Timing Measurement Reference Levels: 0.8V and 2.8V for inputs; 0.8V and 2.4V for outputs

Input Pulse Levels: 0.65V to 3.0V

Waveforms**Typical A.C. Characteristics**

UART — The UART is a universal, asynchronous, receiver/transmitter LSI circuit. It can simultaneously receive parallel data inputs, disassemble them, and transmit them as asynchronous serial data outputs, and receive asynchronous serial data inputs, assemble them, and gate them out as parallel data words. Additionally, it can add start, parity (even or odd), and stop bits to its transmit, serial-data outputs, and can check received serial data for word format and parity errors. Following is a list of the UART pin assignments for this application.

Pins 1 through 3 provide the required power and signal ground inputs to the UART.

Pin 4 (Enbl Rcvr Rgtr) is normally low to gate outputs from Rcvr Rgtr pins 5 through 12, but goes high to block the receiver register outputs when either a word format error (framing error indicated by missing stop bit) or a parity error occurs in a received word.

Pins 5 through 12 (Rcvr Rgtr) are the receiver register output pins.

Pin 13 (Parity Err) goes high to indicate a parity error in a received data word.

Pin 14 (Frame Err) goes high to indicate a framing error (format error) if a received word does not end with a stop bit (mark or logical 1 bit).

Pin 16 (Enbl Status Rgtrs) is tied low to enable status outputs from pins 13, 14, 19, and 22 (parity error, framing error, receiver register full, and transmit holding register empty).

Pin 17 (Rcvr Clk \div 16) accepts a receive clock signal that is 16 times the actual bit rate of received data inputs.

Pin 18 (Reset Rcvr Rgtr Full) goes low to reset pin 19 (Rcvr Rgtr Full) when the receive register is not full; pin 19 goes high when the receive register is full.

Pin 20 (Ser Rcvr Data) receives serial data inputs; reception starts with a high-to-low (marking to spacing) transition on this line.

Pin 21 (Reset) goes high to reset the UART when a master reset occurs.

Pin 22 (Bfr Rgtr Empty) goes high when transmit holding register is empty.

Pin 23 (Load Bfr Rgtr) goes low to load data on pins 26 through 33 into the UART transmit buffer register.

Pin 24 (Xmtr Shf-Rgtr Empty) goes high to indicate transmit shift register is empty.

Pin 25 (Ser Xmtr Data) is the output pin for serial transmit data; it is high when no data is being transmitted and shifts low (start bit) to indicate the start of transmission.

Pins 26 through 33 receive parallel data inputs.

Pin 34 (Load Mode Rgtr) is tied high to permit addition of control and parity bits to the parallel, transmit data inputs.


Pin 35 (Enbl Parity) is low to enable parity bit generation and checking, and is high to disable these functions.

Pin 36 (Sel Stop Bit) goes high when the display terminal is operating at 110 baud transmission rate to enable two stop bits to be added to transmitted words; it is low to enable only one stop bit at all other baud rates.

Pins 37 and 38 (Sel Wd Lg) are connected so as to enable eight data bits per transmitted word when no parity is selected (see pin 33, preceding) or to enable seven data bits and a parity bit per transmitted word when parity check/generation is enabled (see pin 35, preceding).

Pin 39 (Sel Parity Even/Odd) is high to select even parity checking and generation when these functions are enabled (see pin 35, preceding), and low to select odd parity checking and generation.

Pin 40 (Xmtr Clk) receives a clock signal that is 16 times the actual bit rate of transmitted data (see also pin 17, preceding).



ภาคผนวก ข

ตัวอักษรที่ออกแบบเพื่อแสดงบนจอภาพ

symbol NUL
code 00

symbol SOH
code 01

symbol STX
code 02

symbol ETX
code 03

symbol EOT
code 04

symbol ENQ
code 05

symbol ACK
code 06

symbol BEL
code 07

symbol BS
code 08

symbol HT
code 09

symbol NL
code 0A


symbol VT
code 0B

symbol FF
code 0C


symbol CR
code 0D

symbol SO
code 0E


symbol SI
code 0F




symbol DLE
code 10




symbol DC1
code 11




symbol DC2
code 12




symbol DC3
code 13




symbol DC4
code 14




symbol NAK
code 15




symbol SYN
code 16




symbol ETB
code 17




symbol CAN
code 18




symbol EM
code 19




symbol SUB
code 1A




symbol ESC
code 1B




symbol FS
code 1C




symbol GS
code 1D




symbol RS
code 1E




symbol US
code 1F




symbol SP
code 20




symbol !
code 21




symbol "
code 22




symbol #
code 23




symbol \$
code 24




symbol %
code 25




symbol &
code 26




symbol '
code 27




symbol (
code 28




symbol)
code 29




symbol *
code 2A




symbol +
code 2B




symbol ,
code 2C




symbol -
code 2D




symbol .
code 2E




symbol /
code 2F




symbol 0
code 30




symbol 1
code 31




symbol 2
code 32




symbol 3
code 33




symbol 4
code 34




symbol 5
code 35




symbol 6
code 36




symbol 7
code 37




symbol 8
code 38




symbol 9
code 39




symbol :
code 3A




symbol ;
code 3B




symbol <
code 3C




symbol =
code 3D




symbol >
code 3E




symbol ?
code 3F




symbol P
code 50




symbol Q
code 51




symbol R
code 52




symbol S
code 53




symbol T
code 54




symbol U
code 55




symbol V
code 56




symbol W
code 57




symbol X
code 58




symbol Y
code 59




symbol Z
code 5A




symbol [
code 5B



symbol \
code 5C




symbol]
code 5D




symbol ^
code 5E




symbol ^
code 5F




symbol l
code 6C




symbol a
code 61




symbol b
code 62




symbol c
code 63




symbol d
code 64




symbol e
code 65




symbol f
code 66




symbol g
code 67




symbol h
code 68




symbol i
code 69




symbol j
code 6A




symbol k
code 6B




symbol l
code 6C




symbol m
code 6D




symbol n
code 6E




symbol o
code 6F




symbol p
code 70




symbol q
code 71




symbol r
code 72




symbol s
code 73




symbol t
code 74




symbol u
code 75




symbol v
code 76




symbol w
code 77




symbol x
code 78




symbol y
code 79




symbol z
code 7A




symbol {
code 7B




symbol |
code 7C




symbol }
code 7D




symbol ~
code 7E




symbol ■
code 7F




symbol \uparrow
code A0




symbol \uparrow
code A1




symbol \uparrow
code A2




symbol \uparrow
code A3




symbol \uparrow
code A4




symbol \uparrow
code A5




symbol \downarrow
code A6




symbol \downarrow
code A7




symbol \downarrow
code A8




symbol \downarrow
code A9




symbol \downarrow
code AA




symbol \downarrow
code AB




symbol \downarrow
code AC




symbol \downarrow
code AD




symbol \downarrow
code AE




symbol \downarrow
code AF




symbol 7
code B0




symbol 8
code B1




symbol 9
code B2




symbol 0
code B3




symbol 1
code B4




symbol 2
code B5




symbol 3
code B6




symbol 4
code B7




symbol 5
code B8




symbol 6
code B9




symbol 7
code BA




symbol 8
code BB




symbol 9
code BC




symbol 0
code BD




symbol 1
code BE




symbol 2
code BF




symbol U
code C0




symbol U
code C1




symbol U
code C2




symbol U
code C3




symbol U
code C4




symbol U
code C5




symbol U
code C6




symbol U
code C7




symbol U
code C8




symbol U
code C9




symbol U
code CA




symbol U
code CB



symbol U
code CC




symbol U
code CD




symbol U
code CE




symbol U
code CF




symbol \tilde{z}
code D0




symbol \tilde{v}
code D1




symbol \uparrow
code D2




symbol \uparrow
code D3




symbol \tilde{a}
code D4




symbol \tilde{a}
code D5




symbol \tilde{a}
code D6




symbol \tilde{a}
code D7




symbol \downarrow
code D8




symbol \downarrow
code D9




symbol \downarrow
code DA




symbol \downarrow
code DB




symbol \downarrow
code DC




symbol \downarrow
code DD




symbol \downarrow
code DE




symbol \downarrow
code DF




symbol '
 code E0




symbol '
 code E1




symbol '
 code E2



symbol '
 code E3



symbol '
 code E4



symbol '
 code E5

ภาคผนวก ค

ตารางค่าศัพท์

A register	เอ รีจิสเตอร์
A/Q	เอ/คิว
A/Q-DMA	เอ/คิว-ดีเอ็มเอ
access	แอ็กเซส
access time	แอ็กเซสไทม์
address	แอ็กเกรส
ADT (Auto Data Transfer)	เอคที
alarm driver	อลาร์มไดรเวอร์
alphabetic	ตัวอักษร
ALU (Arithmetic Logic Unit)	เอแอลยู
ANSI (American National Standard Institute)	เอเอ็นเอสไอ
ANSI x 3131/638	เอเอ็นเอสไอ เอ็กซ์ 3131 / 638
ASCII (American National Standard Code for Information Interchange)	เอเอสซีไอไอ (แอสกี)
asynchronous	อซิงโครนัส
balanced line	บาลานซ์ไลน์
band	แบนด์
band detect register	แบนด์ดีเท็คทีฟรีจิสเตอร์
bank (memory)	แบ็งค์
baud rate	บ็อคเรท
binary	ไบนารี
bit	บิท
bit density	บิทเด็นซิตี
blanking	แบล็งกิง
blink (field)	กระพริบ

BPI (bit per inch)	บิตต่อนิ้ว
BREAK key	แป้นเบรก
buffer	บัฟเฟอร์
byte	ไบต์
card reader	เครื่องอ่านบัตร
CARRIAGE RETURN key	แป้นถอยเคาะ
carrier on	แคร่เรียร่อน
cassette tape transport	เครื่องบันทึกและอ่านเทปคาสเซต
cathode ray tube	หลอดภาพ
central processing unit	หน่วยประมวลผลกลาง
channel	แชนแนล
character generator	ตัวสร้างตัวอักษร
character mark	ตัวอักษรมาร์ก
character mark sensor	ตัวอักษรมาร์กเซนเซอร์
character request	ตัวอักษรรีเควสท์
character set	ตัวอักษรเซต
chain (printer)	เชน
chip	ชิป
chip enable	ชิปเอเนเบิล
chip select	ชิปซีเลกต์
CLA (Communication Line Adapter)	ซีแอลเอ
clear	เคลียร์
clear control (circuit)	เคลียร์คอนโทรล
CLEAR key	แป้นเคลียร์
clock (circuit, signal)	คล็อก

CO key (carrier on)	แม่ชีโอ
code	รหัส
combination	คอมบิเนชัน
communication control (code)	รหัสควบคุมการสื่อสาร
comparator (chip, circuit)	คอมแพเรเตอร์
compiler	คอมไพเลอร์
complement	คอมพลีเมนต์
computer	คอมพิวเตอร์
configuration	คอนฟิกูเรชัน
control bit	คอนโทรลบิต
control code	รหัสควบคุม
Control Data Corporation (CDC)	คอนโทรลดาตาคอร์ปอเรชัน
CONTROL key	แป้นคอนโทรล
controller/formatter	คอนโทรลเลอร์/ฟอร์แมตเตอร์
count	นับ
counter (circuit)	เคาน์เตอร์
CR/LP interface (Card Reader/Line Printer)	ซีอาร์/แอลพี อินเทอร์เฟส
crystal	คริสตัล
cursor	เคอร์เซอร์
cursor control (circuit)	เคอร์เซอร์คอนโทรล
cursor counter (circuit)	เคอร์เซอร์เคาน์เตอร์
cursor display (circuit)	เคอร์เซอร์ดิสเพลย์
cycle	ไซเคิล
Cyber 18-20	ไซเบอร์ 18-20
data	ข้อมูล

data decode (circuit)	การถอดรหัส
data strobe (signal)	การสาดไตรบ
delay time	ดีเลย์ไทม์
digital electronic	คิรจิลอิเล็คทรอนิกส์
diskette	ดิสเก็ตท์
DMA (Direct Memory Access)	ดีเอ็มเอ
driver (circuit, program)	ไดรเวอร์
duplex	ดูเพล็กซ์
EBCDIC	เอ็มบีดีค
ECMA-34	อีซีเอ็มเอ -34
edit	อิดิต
electron beam	ลำอิเล็คตรอน
emulate	อิมูเลต
ENTER+ key	แป้นเอนเตอร์ +
ENTER- key	แป้นเอนเตอร์ -
EPROM (Erasable - Programmable Read-Only Memory)	อีพรอม
equipment number	อีควิปเม้นท์นัมเบอร์
error voltage	เออร์เรอร์โวลเตจ
ESC key (Escape)	แป้นอีเอสซี
ETX key (End of Text)	แป้นอีทีเอ็กซ์
EVFU (Electronic Vertical Format Unit)	อีวีเอฟยู
execute	เอ็กซีคิวท์
field	ฟิลด์
filter (circuit)	ฟิลเตอร์

firmware	เฟิร์มแวร์
flexible disk (diskette, floppy disk)	เฟล็กซีเบิ้ลดิสก์
flexible disk drive	เครื่องบันทึกและอ่านเฟล็กซีเบิ้ลดิสก์
flip-flop (chip, circuit)	ฟลิป-ฟลอป
font	ฟอนท์
format	ฟอร์แมท
format effector (code)	รหัสที่มีผลต่อฟอร์แมท
format register	ฟอร์แมทรีจิสเตอร์
format tape	ฟอร์แมทเทป
format tape reader	ฟอร์แมทเทปรีเคอร์
framing error	เฟรมิงเออเรอร์
full duplex	ฟูลดูเพล็กซ์
function	ฟังก์ชัน
function decoder (circuit)	ฟังก์ชันดีโคเดอร์
function register	ฟังก์ชันรีจิสเตอร์
gate (chip, circuit)	เกต
half duplex	ฮาล์ฟดูเพล็กซ์
hammer	แอมเมอร์
hammer driver (circuit)	แอมเมอร์ไดรเวอร์
handshake	แฮนชัค
hardware	ฮาร์ดแวร์
high voltage	แรงดันไฟสูง
highlight control (circuit)	ไฮไลต์คอนโทรล
home (position)	โฮม
home mark	โฮมมาร์ก

home mark sensor	โฮมมาร์กเซนเซอร์
horizontal control (circuit)	ฮอริซอนทัลคอนโทรล
horizontal counter (circuit)	ฮอริซอนทัลเคาน์เตอร์
horizontal sync (signal)	ฮอริซอนทัลซิงกัล
I/O port	ไอโอพอร์ท
IBM	ไอบีเอ็ม
IC (Integrated circuit)	ไอซี
information separator (code)	รหัสที่ใช้เป็นตัวแยกข้อมูล
input	อินพุท
instruction	คำสั่ง
Intel	อินเทล
interface	อินเตอร์เฟส
interlock	อินเตอร์ล็อก
interrupt	อินเตอร์รัปต์
jumper	จัมเปอร์
keyboard	คีย์บอร์ด
keyboard display terminal	ระบบจอภาพ
keyboard encoder (chip,circuit)	คีย์บอร์ดเอ็นโคเดอร์
kilobyte	กิโลไบต์
latch (chip, circuit)	แลตช์
level (signal)	ระดับ
line clear (circuit)	ลายน์เคลียร์
LINE FEED key	แป้นลายน์ฟีด
line printer	เครื่องพิมพ์บรรทัด
line ready (signal)	ลายน์เรดี้

local	โลกัล
loop back	ลูปแบ็ก
lo intensity (field)	จาง
LSI (Large Scale Integrated Circuit)	แอลเอสไอ
macro memory	แมโครเมโมรี
magnetic tape transport	เครื่องบันทึกและอ่านเทปแม่เหล็ก
main timing counter (circuit)	เมนไทมิงเคาน์เตอร์
master clear	มาสเตอร์เคลียร์
master console	มาสเตอร์คอนโซล
matrix printer	เครื่องพิมพ์ระบบจุดแมทริกซ์
megabyte	ล้านไบต์
megahertz	เมกะเฮิรตซ์
memory	หน่วยความจำ
memory address conversion (circuit)	เมโมรีแอดเดรสคอนเวอร์ชัน
micro memory	ไมโครเมโมรี
micro program	ไมโครโปรแกรม
microprocessor	ไมโครโปรเซสเซอร์
millisecond	มิลลิวินาที
minicomputer	คอมพิวเตอร์ขนาดเล็ก
modem	โมเด็ม
modem control (circuit)	โมเด็มคอนโทรล
monostable multivibrator	โมนอสเตเบิลมัลติไวเบรเตอร์
MOS (Metal Oxide Semiconductor)	มอส
multiplexer	มัลติเพล็กซ์เซอร์
multivibrator	มัลติไวเบรเตอร์

N-key rollover	เอ็นคีย์โรลโอเวอร์
nanosecond	นาโนวินาที
NRZI (Non-return to Zero Inverted)	เอ็นอาร์แซดไอ
numeric	ตัวเลข
on-line	ออนไลน์
one's complement	วันส์คอมพลีเมนต์
operating system	โปรแกรมควบคุมการทำงาน
oscillator	ออสซิลเลเตอร์
overlap seek	โอเวอร์แลปซีค
output	เอาพุท
pack	แพ็ก
page	เพจ
PAGE key	แป้นเพจ
parallel load	พาราลเลลโหลด
parity	พาริตี
parity bit	พาริตีบิต
pattern	แพตเทิร์น
PE (Phase Encoded)	พีอี
period	คาบ
peripheral controller	เพอริเฟอรัลคอนโทรลเลอร์
peripheral device	เพอริเฟอรัลดีไวซ์
phase lock	เฟสล็อก
power supply	แหล่งจ่ายไฟ
priority	ระดับความสำคัญ

printable code	ปริ้นเอเบิลโคด
printed wiring assembly	แผงวงจร
pulse	พัลส์
Q register	คิววีจีสเตอร์
RAM (Random-Accessed Memory)	แรม
read-write control (circuit)	รีดไรท์คอนโทรล
ready (signal)	เรดี้
receiver (chip, circuit)	วงจรรับข้อมูล
rectifier(circuit)	เรกตีไฟายเออร์
regulator (chip, circuit)	เรกูเลเตอร์
reject	รีเจกต์
REPEAT key	แป้นรีพีท
reply	รีพลาย
reset	รีเซท
RESET key	แป้นรีเซท
rewind	รีวายด์
ROM (Read-Only Memory)	รอม
RS-232C	อาร์เอส-232 ซี
scan	สแกน
scan counter (circuit)	สแกนเคาน์เตอร์
scroll	สโครล
scroll control (circuit)	สโครลคอนโทรล
sector	เซกเตอร์
serial (communication, load)	ซีเรียล

servo phase-lock loop	เซอร์โวเฟสล็อกลูป
SHIFT key	แป้นชิฟท์
SHIFT LOCK key	แป้นชิฟท์ล็อก
shift register	ชิฟท์รีจิสเตอร์
slot	สลอต
software	ซอฟต์แวร์
solenoid	โซลินอยด์
sort	ซอก
special character	ตัวอักษรพิเศษ
square wave	สแควร์เวฟ
stable	สแตเบิล
start bit	สตาร์ทบิต
static RAM	สแตติกแรม
status	สแตตัส
status register	สแตตัสรีจิสเตอร์
stop bit	สตอปบิต
storage module drive	เครื่องบันทึกและอ่านจานแม่เหล็ก
strobe (signal)	สโตรบ
subroutine	ซับรูทีน
synchronize	ซิงโครไนซ์
teletypewriter	เครื่องโทรพิมพ์
terminator (code)	เทอร์มินเนเตอร์
timer (chip, circuit)	ไทเมอร์
timing	ไทมิง
track	แทร็ค

transfer rate	ความเร็วในการส่งผ่านข้อมูล
transform	ทรานส์ฟอร์ม
transmitter (chip, circuit)	วงจรส่งข้อมูล
tristate bus	โคจรสแตทัส
TTL (Transistor - Transistor Logic)	ทีทีแอล
two's complement	ทวิคอมพลีเมนต์
UART (Universal Asynchronous Receiver - Transmitter)	ยูอาร์ที
Unit	ยูนิต
Unit load	ยูนิตโหลด
utility program	ยูทิลิตี้โปรแกรม
verify	เวอร์ฟาย
version	เวอร์ชัน
vertical address counter (circuit)	เวอร์ติคัลแอดเดรสเคาน์เตอร์
vertical control (circuit)	เวอร์ติคัลคอนโทรล
vertical counter (circuit)	เวอร์ติคัลเคาน์เตอร์
vertical motor	เวอร์ติคัลมอเตอร์
vertical reader	เวอร์ติคัลรีเคอร์
vertical sync (signal)	เวอร์ติคัลซิงคัล
vertical tabulation	เวอร์ติคัลแทบูลเลชัน
vidio display assembly	ส่วนแสดงภาพ
vidio display unit	หน่วยแสดงภาพ
vidio driver (circuit)	วิดีโอไดรเวอร์
Western Digital	เวสเทอนดิจิทัล
width (pulse)	ช่วงกว้าง
word length	ความยาวของข้อมูล
yoke	โยค

ประวัติผู้เขียน

นายไตรรัตน์ ใจสำราญ เกิดเมื่อวันที่ 12 พฤษภาคม พ.ศ.2497 ที่กรุงเทพฯ สำเร็จปริญญา B.S.E.E. จาก Mapua Institute of Technology กรุงมนิลา ประเทศฟิลิปปินส์ ในปี พ.ศ.2519 เคยเขียนบทความลงในวารสารอิเล็กทรอนิกส์ ของชุมนุมวิชาการ คณะวิศวกรรมศาสตร์ จุฬาลงกรณ์มหาวิทยาลัย ฉบับที่ 1 ถึงฉบับที่ 4 เข้าศึกษาต่อในระดับปริญญาโทบัณฑิต ที่ภาควิชาวิศวกรรมคอมพิวเตอร์ คณะวิศวกรรมศาสตร์ จุฬาลงกรณ์มหาวิทยาลัย ในปี พ.ศ.2520 ปัจจุบันเป็นวิศวกรประจำระบบคอมพิวเตอร์ขนาดเล็ก ที่บริษัทคอนโทรลคาค้า (ประเทศไทย) จำกัด

