
# เอกสารอ้างอิง

- 1. Intel; 8080 Microcomputer system User's Manual. Avenue, Santa Clare, Califonia: Intel Corporation, 1975
- 2. Douglas V. Hall; Microprocessors and Digital System. New York:

  Mc Graw-Hill, 1980
- 3. A. Lesea, R. Zako; Microprocessor Interface techniques. Sysbex Inc., 1978
- 4. Intel Corp; Memory design Handbook Intel 1977.
- 5. Geny kane; CRT controller Handbook. Mc Graw-Hill, 1978

ภาคผนวก ก วงจรแสคงผล LED ชนิค 8 บิท



ภาคผนวก ซ โปรแกรมโมนิเคอร์ของเทอร์มินอล

```
MONITOR CRT PROGRAM
                    5 SEPTEMBER 1980
                    ORG
0000
                            () ·
0000 3E8A
                    MVI · A,8AH
                   OUT ME3
0002 D360 ....
            LXI
                           Hy0400H
0004 210004
                    LXI
                           SF,STACK
0007 31FF0B
                  JMF
                            INA75
000A C33300
                  ORG
JMP
0030
                           30H
                           INTSUM
0030 C3FA01
                   INITIAL ROUTINE "8275 CRT"
           INA75
                     MVI
                           AYOOH
0033 3E00
                            SUC
0035 D391
                     OUT
                     MVI
                            AZOBEH
0037 3EBF
                     OUT
                           SUP
0039 D390
003B 3E8F
                    MVI
                            A, SFH
                            SUP
0030 0390
                    OUT
                   MVI
                            A 2 7 7 H
003F 3E77
0041 D390
                    OUT
                           SUF
0043 3E09
                    MVI
                            A,09H
0045 D390
                    OUT
                           SUP
                    IVM
                          AZOAOH
0047 3EA0
0049 D391
                    OUT
                           SUC
                    MVI
                           A,2FH
004B 3E2F
                    OUT
                           SUC
004D D391
                    FOWER UP
                    CLEAR MEMORY & HOME CURSOR-
             LOPP
                   MVI
                            A , 20H
004F 3E20
0051 77
                     MOV
                           MyA
0052 70
                     MOV
                            AyH
                     CFI
                            OBH
0053 FEOR
0055 CA5C00
                     JZ
                            CMMHP
0058 23
             CMMLF
                     INX
                            H
0059 C34F00
                     JMP
                            LOPP
005C 7D
             CMMHP
                     MOV
                           A y i...
                     CFI
                           OFFH
005D FEFF
005F QA6500
                           CHOM1.
                     JZ
0082 C35800
                     JMP
0065 210004
                    4...XI
                           HyDACOH
0069 010000
                            B * 0000H
```

```
INITIALIZE INTERFACE
                å
                                 PREST
                FINIT
                         OUT
006B D3F4
                         OUT
                                 FROUD
006D D3F5
                         IN
006F DBF4
                                 PREG2
                         ANI
                                 08H
0071 E608
0073 CA7B00
                        JZ
                                 HALFD
                       --MUI-
                                 Av 04H
0076 -3E04 ----
0078 C37D00
                         JMP
                                 SFLAG
                                 A,06H
007B 3E06
                HALFD
                        MVI
007D D3F6
                        OUT
                                 PREG3
                SFL.AG
007F FB
                         EI
                       - MONITOR - START
                INPUT
0080 CD7602
                         CALL
                                 FIST
0083 CDED00
                         CALL
                                 INKEY
0086 FE0F
                PCHK
                        CFI
                                 OFH
                                 INPUT
0088 CA8000
                         JZ
                                          # CURSOR RIGHT
                        CPI
                                 03H
008B FE03
                                 CRT
008D CAC300
                         JZ
                        CFI
                                          ; CURSOR LEFT
                                 17H
0090 FE17
                        JZ
0092 CAC900
                                 CLEF
0095 FE04
                        CFI
                                 04H
                                          ; CLEAR MOMERY
0097 CACFOO
                        JZ
                                 CLR
                        CFI
                                          9 HOME
009A FE18
                                 18H
                        JZ
                                 CHOM
009C CAD500
                        CFI
                                 02H
                                          ; CURSOR DOWN
009F FE02.
                        JZ
                                 CROLD
OOA1 CADBOO
                        CFI
                                          ; CURSOR UP
                                 01.14
00A4 FE01
                        JZ
                                 CUP
00A6 CAE100
00A9 FE08
                        CFI
                                 08H
                                          9 ENTER
OOAB CAE700
                        JZ
                                 ENT
OOAE CD1E02
                         CALL
                                 PSEND
OOB1 DBF4
                        IN
                                 PREG2
                                          FULL DUPLEX
                                 HBO
00B3 E608
                         ANI
00B5 C28000
                         JNZ
                                 INFUT
                        MOV
                                         ) DATA KB TO MM
00B8 77
                                 MyA
                         OUT
                                 MEO
00B9 D300
                         CALL
                                 CRITE
OOBB - CD4901
OOBE DEFA
                       OUT
                                 PREST
                        JMP
0000 038000
                                  INFUT
                        CALL SUBROUTINE
0003 CD/201
                CRT
                     CALL
                                 CRITE
0006 038000
                        JMP
                                 INFUT
```

		and the second s				
Y	er magnitude growth and a series of closer on a const			<b></b>		The state of the s
5.		CD2001	CLEF	CALL	CLEFT	
	00CC	C38000	The second secon	JMP	- INF'UT	The relative for the relative and an international and a student continuous again
	OOCE	CDAA01	CLR	CALL	CLEAD	
		C38000	CLR	JMP	CLEAR	A CONTRACT OF STREET OF STREET
	CODE	C30000		Jrir	INPUT	
	00D5	CDFCOO	СНОМ	ĆALL	HOME	
		C38000 -	tanti nindan saja (jalan 1994). 1900 ayyin di mirinda (1904). 1901 - 1906 aliah Tifan yari ayin di mini dalahasa	JMP	- INFUT	
				ý		
	OODB	CD7501 -	CROLD -	-CALL -	RDOWN	The second secon
25 18	OODE	C38000		JMP	INPUT	
	0000	~~~~	M. 11m.	<b>9</b>		A control of the cont
		CD0301	CUF	CALL	CURUP	
	OOE 4	C38000 -	a Printing (B. 1987), p. 1. 1971 - Reconstituted Appropriate Lanceton Constitute (B. 1987) and the Cons	JMP	-INPUT	Technologis de departement and technologis departement and appropriate and app
-	00F7	CDCA01	ENT	CALL	ENTER	
		C38000	had V I	JMP	INPUT	
				<b>\$</b>		
				ŷ		
	and the comment of the section of th		and the second s	ŷ	INKEY	atomical customers and construction and construction of the continuous construction of the continuous contractions of the continuous contractions of the contraction
•	A A PT 10.	W. W. M. A.		ŷ	and the second s	
		DB20	INKEY	IN	ME1	
	OOEF	F2EDOO	Locken	ORA	A	
		DB20	LOPKB	JF IN	INKEY ME1	
	-00F5			-0RA	ne.r	
		FAFOOO		JM	LOFKB	
	00F9		Secretaria de la compania del la compania de la compania de la compania del la compania de la compania del la compania de la c	IN	ME1	
	OOFB	C9		RET		
	وودأ مدين					
				ŷ	HOME	
	OOEC	010000	HOME	LXI	P-AAAAH	and the state of t
		210004	non.	LXI	В,0000Н Н,0400Н	
	0102			RET	117040011	
	W W			ŷ		
				ŷ	CURSOR UP	
	Andrew Andrews			ŷ		
	0103	114000	CURUP	LXI	D,0040H	
	0106	Committee of the commit		MUI	AyB	
-	0108	FE00 CA1701		CPI	OOH	
	OLOA	05 05		JZ	UPCR	
	CIOE	7D		DCR MOV	B AyL	
	010E	9B		SBB	E.	
	0110	6F =		MOV	LyA	
	0111	70 =		MOV	AyH	

0112	90		SBB	The first disconnection of the second of the
0113			MOV	HyA
	C31F01			UFRET
		UPCR		H,07C0H
	79		MOV	AyC
011B			ADD	L
011C			MOV	L,A
0110			MVI	B, OFH
	C9	HEEET		W/ W/ 11
V 1 11	W/	OI IVI	A	
			û	CURSOR LEFT
	A CONTRACTOR OF THE PROPERTY O		â	The second secon
0120	78	CLEET	พกบ	Δ. Β
	FE00	C) Inc last 1	CPI	OOH
-	CA3101			CTEST
0126			MOV	AyC
0127			CPI	00H
	CA4401		JZ	CBCR
012C		CDCR	DCR	C
	2B	CUCIN	DCX	Н
	C34801			- CLRET
	79	CTEST	MOV	AyC
0132		WILLUI	CFI	00H
	CA3AO1		JZ	CBEGIN
	C32C01		JMF	CDCR
	060F	CBEGIN	MVI	B, OFH
0130		COLLOIN		C,3FH
***	0E.3F 21FF07		LXI	H, OZEFH
	C34801		JMF	CLRET
	05	CBCR	DCR	B
0145		CDCK	MVI	C,3FH
	2B		DCX	H
0148		CLRET	RET	
0.1.40	U.7	C. L. P. L. 1	9	
			â	MOVE CURSOR RIGHT
			å	The year work of the fact of
-0149	70	CRITE	MOV	AyB
0146		W1 X .h. 1 h	CPI	OFH
	CA5A01		JZ	CREND
	79		MOV	AyC
0150			CPI	3FH
	CA6301		JZ	CRINR
	0C	CRNEXT	INR	CKIIAK
	23	with the A i	INX	H
	C37401		JMF	CRRET
	79	CREND	MOV	AyC
	FE3E.	C2 1 X 1 1 X Y.1	CFI	3FH
	CA6ÃOI		JZ	ORLRF
V 4. J 1.	writeris/a.		1.3 A.,	Az I V Im I V I

016	0 C35501	and the second s	JMP	CRNEXT	e France
016	3 23	CRINR	INX	H	
016	4 04		INR	- B	
0165			MVI	C,OOH	
0167	7 C37401		JMP	CRRET	
	A CD9401	CRLRF	CALL	ROLLUP	
	060F		MVI	B, OFH	
	OEOO		MVI	C,00H	
	L-21C007			—H,07C0H	
0174		CRRET	RET	117 V / GVII	
		ĝ			
	and the second s	ĝ	CURSOR	TIOWN	
	although the state of the state	·			
0175	5 114000	RDOWN	LXI	D,0040H	
0178	78		MOV	AyB	
0179	FEOF		CFI	OFH	
017E	CA8601		JZ	ROBIN	
0178	04		INR	B	
017F	70	The same of the sa	MOV	AzL	-
0180	83		ADD	E	
0181	6F		MOV	LyA	
0182	. 7C		MOV	AyH	
0183	8A		ADC	n	
0184	67		MOV	HyA	
0185	C9	- DORET -			
0186	CD9401	ROBIN	CALL	ROLLUF	
0189	210007		LXI	H,07COH	
0180	79		VOM	A + C	
0180			ADD		
018E	6F		MOV	LyA.	
018F	060F		MVI	B,OFH	-
0191	C38501		JMP	DORET	
·		ŷ			
		ŷ	SCROLL	MODE	
		ŷ			
0194	214004	ROLLUP	LXI	H = 0440H	
0197	110004		LXI	D v O 400H	
019A		LOP UP	MOV	AyH	
	FEOB		CFI	OBH	- 1
	CAA901		JZ	LOPRET	
01.40			MOV	AvM	
0101			XCHG		
0 1 A 2			MOV	MyA	
0143			INX	H	
0104	1.3		INX	T)	

-	01A5		gede it getarnsviklightsparingsspriklandingsmannfalle kom i reside som som som som	XCHG -	1 000110	
· .		C39A01	LOPRET	JMP RET	LOPUP	
	V 117		ŷ			
			ŷ	CLEAR	MEMORY	
	01AA	210004	CLEAR	-LXI	H,0400H	
		3E20	LOI:	MVI	A,20H	
		-77	and the second s		M,A	
<u></u>	01B0 01B1	-FEOB		MOV CPI	A,H —OBH	
	0183	CABA01	CMMI	JZ	- CMMH	
	0186		WHIII.	INX	Н	
		- <del>03</del> AĐ0±	milijani, prosi positi depositi para, para	-JMP	L-0F	
-	OIBA	70	CMMH	MOV	AyL	
		FEFF		- CFI	OFFH	
		CAC301		JZ	BEGIN	
		C3B301 210004	BEGIN	JMF LXI	CMML Hy0400H	
		010000	M. Gar	LXI		
	0109			RET		
			, y	ENTER		
			ÿ 	E.17 1 E.F.		
	O1CA		ENTER		AyL	
	01CB			SUB	C A	
		OE00		MVI	C,OOH	
	01CF			RET		
	0100	FEOD	-FCHA	CFI	ODH	
		C2DB01		JNZ	FLF	
	0105	CDFCOO			HOME	
	_01D8	C3F901 FEOA	FLF	JMF CFI	PRRT	
		C2EAO1	1 11	JNZ	PBS	
		CDFCOO		CALL	HOME	
	01E3	00		NOF		
	01E4	CD7501		CALL	RDOWN	
		CARCOVI		JMP	FRRT	
-	01E7		maria en	715 Ph. 111		
	- 01EA	FE08	PBS	CFT	08H	
	01EA	FE08 C2F501	PBS	JMZ	PSAVE	
	O1EA O1EC O1EF	FE08 C2F501 CD2C01	PBS	JMZ CALL	PSAVE CLEFT	
	01EA	FE08 C2F501	PBS PSAVE	JMZ	PSAVE	
	01EA 01EC 01EF 01F2	FE08 C2F501 CD2C01 C3F901		JNZ CALL JMF	PSAVE CLEFT PRRT	

and the second s		and the second s	and the second s		
	ý				4,
	ŷ	INTERR	UPT ROUTINE"I	NITIAL 8257	DMA"
	ŷ				
01FA F5	- INTSUM	PUSH -	PSW	any control decomposition of the process of the pro	***********
O1FB DE91		IN	SUC		
- 01FD 3E00	ere to the annual control	MVI	A,00H	The second second second	
01FF D380		OUT	SUA		
0201 3E04	the publications will be a first	MVI	A,04H	Company of the Company of State Company of the Comp	MANUFACTURE (A)
0203 D380		OUT	SUA		112
0205 3E00		MVI		The company of the second seco	
0207 D381		OUT	SUT		
0209 3E84		MVI	A,84H	of the september 1 to the set of the section of the	
020B D381		OUT	SUT		
020D 3E41	and the second s	MVI -	A,41H		
020F D388		OUT	SUS		
0211-3E80		MUI	-A,80H	A CONTRACTOR OF THE CONTRACTOR	
0213 D391		OUT	SUC		
- 0215 79		MOV	A,C		
0216 D390		OUT	SUF		
0218 78		MOV	A,B	The second secon	
0219 D390		OUT	SUF		
021B-F1	energy and the second second second second	POP	FSW	1	
021C FB		EI			
021D C9		RET		Water to the second of the second of	
The state of the s	<b>ý</b>				
	ŷ	SEND C	HARACTER		7
and the second s	<b>;</b>				
021E F5	PSEND	PUSH	PSW		
021F DBF4		IN	PREG2		
0221 E608		ANI	08H		
- 0223 C23702		JNZ	PPOUT-	and the second s	
0226 3E04		MVI	A,04H		1
0228 D3F6	me and the second	OUT	- FREG3		
022A DBF4					
A 4" W. I. I W. W. I. I		IN	PREG2		
- 022C E640		IN ANI			
			PREG2		
022C E640 022E CA3702 0231 DBF4	PCTS	ANI JZ IN	PREG2 40H		
- 022C E640 -022E CA3702 0231 DBF4 -0233 17	PCTS	ANI JZ IN RAL	PREG2 40H PPOUT		
- 022C E640 - 022E CA3702 0231 DBF4 - 0233 17 - 0234 D23102	PCTS	ANI JZ IN	PREG2 40H PPOUT		
022C E640 022E CA3702 0231 DBF4 0233 17 0234 D23102 0237 DBF6	PCTS	ANI JZ IN RAL	PREG2 40H PPOUT PREG2		
- 022C E640 - 022E CA3702 0231 DBF4 - 0233 17 - 0234 D23102		ANI JZ IN RAL JNC	PREG2 40H PPOUT PREG2 PCTS		
- 022C E640 - 022E CA3702 0231 DBF4 0233 17 0234 D23102 - 0237 DBF6 - 0239 E604 023B CA3702		ANI JZ IN RAL JNC IN ANI JZ	PREG2 40H PPOUT PREG2 PCTS PREG1 04H PPOUT		
- 022C E640 -022E CA3702 0231 DBF4 0233 17 0234 D23102 0237 DBF6 0237 E604 023B CA3702 023E F1		ANI JZ IN RAL JNC IN ANI	PREG2 40H PPOUT PREG2 PCTS PREG1 04H		
- 022C E640 -022E CA3702 0231 DBF4 0233 17 0234 D23102 0237 DBF6 0239 E604 023B CA3702 023E F1 023F D3F7		ANI JZ IN RAL JNC IN ANI JZ	PREG2 40H PPOUT PREG2 PCTS PREG1 04H PPOUT		
- 022C E640 -022E CA3702 0231 DBF4 0233 17 0234 D23102 0237 DBF6 0237 E604 023B CA3702 023E F1 023F D3F7 0241 F5		ANI JZ IN RAL JNC IN ANI JZ POP	PREG2 40H PPOUT PREG2 PCTS PREG1 04H PPOUT PSW		
- 022C E640 -022E CA3702 0231 DBF4 0233 17 0234 D23102 0237 DBF6 0239 E604 023B CA3702 023E F1 023F D3F7		ANI JZ IN RAL JNC IN ANI JZ FOP GUT	PREG2 40H PPOUT PREG2  FCTS PREG1 04H PPOUT PSW POUTF		
- 022C E640 -022E CA3702 0231 DBF4 0233 17 0234 D23102 0237 DBF6 0237 E604 023B CA3702 023E F1 023F D3F7 0241 F5		ANI JZ IN RAL JNC IN ANI JZ POP GUT PUSH	PREG2 40H PPOUT PREG2  PCTS PREG1 04H PPOUT PSW POUTF FSW		

0246	C25002	a servede sagé régarde de samplement de établique de genéralises de	JNZ	RETN
0249			FOF	PSW
024A			CFI	ODH
	CA5202		JZ	HREST
024F			RET	
0250		RETN	FOF	PSW
0251			RET	
		HREST	IN	PEOC
0254			RAL	
	D25202		JNC	HREST
0258			FUSH	D .
0259			MVI	E,50H
025B		FLOOP	DCR	E
0250		1 1	NOP	
0250			NOF	
025E			NOP	The state of the s
025F			NOP	r.
0260	00		NOF	
0261	00		NOP	
0262			NOP	
0263	00		NOP	
0264			NOF	A CONTRACTOR OF THE CONTRACTOR
0265	00		NOF	
0266			NOF	
	00		NOF	
0268	00		NOP	and the same of
0269			NOP	
026A			- NOP	
	00		NOF	
0260	00		NOP	and the second s
0260	C25B02		JNZ	PLOOP
0270	Di		POP'	Description of the second of t
0271	3E06		MVI	A,06H
0273	D3F6		OUT	PREG3
0275			RET	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	W /	ŷ		
		ŷ	RECEIVE	CHARACTER
		ŷ		
0276	DBF6	PIST	IN	FREG1
0278	1F		RAR	
0279			RNC	
- 027A	DBF7	FIIN	IN	PINP
0270	E67F		ANI	7FH
027E	CDDOOL		CALL	PCHA
0281	C37602		JMP	FIST
OBFF		STACK	EQU	ORFFH
0000		MEO	EQU	ООН
	A. A. C.	ME.I.	EQÜ	20H
20 20 Am 30				

		The second section of the second	the same that the same that the same trade of th
0060 =	ME3	EQU	60H
0091 =	SUC	EQU	91H
0090 =	SUP	EQU	90H
0080		-EQU	
0081 =	SUT	EQU	81H
0088 =	SUS	EQU	
00F6 =	FREG1	EQU	OF6H
00F4 =	PREG2	EQU	OF 4H
00F6 =	PREG3	EQU	OF6H
00F4 =	PREST	-EQU-	OF4H
00F5 ==	PROUD	EQU	OF5H
00F5 =	PEOC	EQU _	OF5H
00F7 =	FINE	EQU	OF7H
00F7_=	FOUTP	EQU -	OF7H
0284		END	

ภาคผนวก ค ไอซีเบอร์ที่ใช้วิจัย



# Silicon Gate MOS 8080 A


# SINGLE CHIP 8-BIT N-CHANNEL MICROPROCESSOR

The 8080A is functionally and electrically compatible with the Intel® 8080.

- TTL Drive Capability
- **2** μs Instruction Cycle
- Powerful Problem Solving Instruction Set
- Six General Purpose Registers and an Accumulator
- Sixteen Bit Program Counter for Directly Addressing up to 64K Bytes of Memory
- Sixteen Bit Stack Pointer and Stack Manipulation Instructions for Rapid Switching of the Program Environment
- Decimal, Binary and Double Precision Arithmetic
- Ability to Provide Priority Vectored Interrupts
- 512 Directly Addressed I/O Ports

The Intel® 8080A is a complete 8-bit parallel central processing unit (CPU). It is fabricated on a single LSI chip using Intel's n-channel silicon gate MOS process. This offers the user a high performance solution to control and processing applications. The 8080A contains six 8-bit general purpose working registers and an accumulator. The six general purpose registers may be addressed individually or in pairs providing both single and double precision operators. Arithmetic and logical instructions set or reset four testable flags. A fifth flag provides decimal arithmetic operation.

The 8080A has an external stack feature wherein any portion of memory may be used as a last in/first out stack to store/ retrieve the contents of the accumulator, flags, program counter and all of the six general purpose registers. The sixteen bit stack pointer controls the addressing of this external stack. This stack gives the 8080A the ability to easily handle multiple level priority interrupts by rapidly storing and restoring processor status. It also provides almost unlimited subroutine nesting. This microprocessor has been designed to simplify systems design. Separate 16-line address and 8-line bi-directional data busses are used to facilitate easy interface to memory and I/O. Signals to control the interface to memory and I/O are provided directly by the 8080A. Ultimate control of the address and data busses resides with the HOLD signal. It provides the ability to suspend processor operation and force the address and data busses into a high impedance state. This permits ORtying these busses with other controlling devices for (DMA) direct memory access or multi-processor operation.



# SILICON GATE MOS 8080 A

## 8080A FUNCTIONAL PIN DEFINITION

The following describes the function of all of the 8080A I/O pins. Several of the descriptions refer to internal timing periods.

# A<sub>15</sub>.A<sub>0</sub> (output three-state)

ADDRESS BUS; the address bus provides the address to memory (up to 64K 8-bit words) or denotes the I/O device number for up to 256 input and 256 output devices. Ao is the least significant address bit.

## D7-D0 (input/output three-state)

DATA BUS; the data bus provides bi-directional communication between the CPU, memory, and I/O devices for instructions and data transfers. Also, during the first clock cycle of each machine cycle, the 8080A outputs a status word on the data bus that describes the current machine cycle.  $D_0$  is the least significant bit.

#### SYNC (output)

SYNCHRONIZING SIGNAL; the SYNC pin provides a signal to indicate the beginning of each machine cycle.

#### **DBIN** (output)

DATA BUS IN; the DBIN signal indicates to external circuits that the data bus is in the input mode. This signal should be used to enable the gating of data onto the 8080A data bus from memory or I/O.

#### **READY** (input)

READY; the READY signal indicates to the 8080A that valid memory or input data is available on the 8080A data bus. This signal is used to synchronize the CPU with slower memory or I/O devices. If after sending an address out the 8080A does not receive a READY input, the 8080A will enter a WAIT state for as long as the READY line is low. READY can also be used to single step the CPU.

#### WAIT (output)

WAIT; the WAIT signal acknowledges that the CPU is in a WAIT state.

#### WR (output)

WRITE; the  $\overline{WR}$  signal is used for memory WRITE or I/O output control. The data on the data bus is stable while the  $\overline{WR}$  signal is active low ( $\overline{WR}$  = 0).


#### **HOLD** (input)

HOLD; the HOLD signal requests the CPU to enter the HOLD state. The HOLD state allows an external device to gain control of the 8080A address and data bus as soon as the 8080A has completed its use of these buses for the current machine cycle. It is recognized under the following conditions:

- the CPU is in the HALT state.
- the CPU is in the T2 or TW state and the READY signal is active. As a result of entering the HOLD state the CPU ADDRESS BUS (A<sub>15</sub>-A<sub>0</sub>) and DATA BUS (D<sub>7</sub>-D<sub>0</sub>) will be in their high impedance state. The CPU acknowledges its state with the HOLD ACKNOWLEDGE (HLDA) pin.

#### **HLDA** (output)

HOLD ACKNOWLEDGE; the HLDA signal appears in response to the HOLD signal and indicates that the data and address bus



Pin Configuration

will go to the high impedance state. The HLDA signal begins at:

- T3 for READ memory or input.
- The Clock Period following T3 for WRITE memory or OUT-PUT operation.

In either case, the HLDA signal appears after the rising edge of  $\phi_1$  and high impedance occurs after the rising edge of  $\phi_2$ .

#### INTE (output)

INTERRUPT ENABLE; indicates the content of the internal interrupt enable flip/flop. This flip/flop may be set or reset by the Enable and Disable Interrupt instructions and inhibits interrupts from being accepted by the CPU when it is reset. It is automatically reset (disabling further interrupts) at time T1 of the instruction fetch cycle (M1) when an interrupt is accepted and is also reset by the RESET signal.

#### INT (input)

INTERRUPT REQUEST; the CPU\ recognizes an interrupt request on this line at the end of the current instruction or while halted. If the CPU is in the HOLD state or if the Interrupt Enable flip/flop is reset it will not honor the request.

#### RESET (input)[1]

RESET; while the RESET signal is activated, the content of the program counter is cleared. After RESET, the program will start at location 0 in memory. The INTE and HLDA flip/flops are also reset. Note that the flags, accumulator, stack pointer, and registers are not cleared.

Vss Ground Reference.

VDD +12 ± 5% Volts.

Vcc +5 ± 5% Volts.

VBB -5 ±5% Volts (substrate bias).

 $\phi_1, \phi_2$  2 externally supplied clock phases. (non TTL compatible)

# an daring the state of the stat

# SILICON GATE MOS 8080 A

## **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias ... 0°C to +70° C Storage Temperature ... -65° C to +150° C All Input or Output Voltages With Respect to  $V_{BB}$  ... -0.3V to +20V  $V_{CC}$ ,  $V_{DD}$  and  $V_{SS}$  With Respect to  $V_{BB}$  ... -0.3V to +20V Power dissipation ... 1.5W

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### D.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{DD} = +12V \pm 5\%$ ,  $V_{CC} = +5V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,  $V_{SS} = 0V$ , Unless Otherwise Noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Condition
VILC	Clock Input Low Voltage	V <sub>SS</sub> -1		V <sub>SS</sub> +0.8	V	
VIHC	Clock Input High Voltage	9.0		V <sub>DD</sub> +1	V	
VIL	Input Low Voltage	V <sub>SS</sub> -1	47-	V <sub>SS</sub> +0.8	. V	
V <sub>IH</sub>	Input High Voltage	3.3		V <sub>CC</sub> +1	V	
VOL	Output Low Voltage		. 144 4	0.45	V	IOL = 1.9mA on all outputs,
V <sub>OH</sub>	Output High Voltage	3.7			٧	I <sub>OH</sub> = 150μA.
DD (AV)	Avg. Power Supply Current (V <sub>DD</sub> )		40	70	mA	
CC (AV)	Avg. Power Supply Current (V <sub>CC</sub> )		60	80	mA	Operation $T_{CY} = .48 \mu\text{sec}$
IBB (AV)	Avg. Power Supply Current (V <sub>BB</sub> )		.01	1	mA	]
l <sub>IL</sub>	Input Leakage			±10	μА	VSS VIN VCC
ICL	Clock Leakage			±10	μА	V <sub>SS</sub> € V <sub>CLOCK</sub> € V <sub>DD</sub>
I <sub>DL</sub> [2]	Data Bus Leakage in Input Mode			-100 -2.0	μA mA	$V_{SS} \leq V_{IN} \leq V_{SS} + 0.8V$ $V_{SS} + 0.8V \leq V_{IN} \leq V_{CC}$
FL	Address and Data Bus Leakage During HOLD	1		+10 -100	μА	VADDR/DATA = VCC VADDR/DATA = VSS + 0.45V


#### CAPACITANCE


 $T_{\Delta} = 25^{\circ}C$   $V_{CC} = V_{DD} = V_{SS} = 0V, V_{BB} = -5V$ 

Symbol	Parameter	Тур.	Max.	Unit	Test Condition
C <sub>φ</sub>	Clock Capacitance	17	25	pf	f <sub>c</sub> = 1 MHz
CIN	Input Capacitance	6	10	pf	Unmeasured Pins
Cout	Output Capacitance	10	20	pf	Returned to V <sub>SS</sub>

#### NOTES

- 1. The RESET signal must be active for a minimum of 3 clock cycles.
- 2. When DBIN is high and  $\rm V_{IN}>V_{IH}$  an internal active pull up will be switched onto the Data Bus.
- 3. Al supply / ATA = -0.45%/°C.






## A.C. CHARACTERISTICS

 $T_A = 0^{\circ} C$  to  $70^{\circ} C$ ,  $V_{DD} = +12 V \pm 5\%$ ,  $V_{CC} = +5 V \pm 5\%$ ,  $V_{BB} = -5 V \pm 5\%$ ,  $V_{SS} = 0 V$ , Unless Otherwise Noted

Symbol	Parameter	Min.	Max.	Unit	Test Condition
tCY[3]	Clock Period	0.48	2.0	μsec	
t, ti	Clock Rise and Fall Time	0	50	nsec	
t <sub>Ø1</sub>	Ø1 Pulse Width	- 60		nsec	
t <sub>\$2</sub>	¢₂ Pulse Width	220		n sec	
t <sub>D1</sub>	Delay $\phi_1$ to $\phi_2$	0	19	n sec	
t <sub>D2</sub>	Delay $\phi_2$ to $\phi_1$	. 70		n sec	
t <sub>D3</sub>	Delay $\phi_1$ to $\phi_2$ Leading Edges	80		n sec	
tDA [2]	Address Output Delay From $\phi_2$		200	nsec	- C <sub>L</sub> = 100pf
t <sub>DD</sub> [2]	Data Output Delay From $\phi_2$		220	n sec	]
t <sub>DC</sub> [2]	Signal Output Delay From $\phi_1$ , or $\phi_2$ (SYNC, WR, WAIT, HLDA)		120	nsec	C = 50=6
t <sub>DF</sub> [2]	DBIN Delay From $\phi_2$	25	140	n sec	- C <sub>L</sub> = 50pf
t <sub>DI</sub> [1]	Delay for Input Bus to Enter Input Mode		tDF	nsec	
t <sub>DS1</sub>	Data Setup Time During $\phi_1$ and DBIN	30		nsec	1 1 1 1 1

TIMING WAVEFORMS [14]

(Note: Timing measurements are made at the following reference voltages: CLOCK "1" = 8.0V "0" = 1.0V; INPUTS "1" = 3.3V, "0" = 0.8V; OUTPUTS "1" = 2.0V, "0" = 0.8V.)



#### A.C. CHARACTERISTICS (Continued)

READY

WAIT

HOLD

HLDA


INT

INTE


 $T_A$  = 0°C to 70°C,  $V_{DD}$  = +12V ± 5%,  $V_{CC}$  = +5V ± 5%,  $V_{BB}$  = -5V ± 5%,  $V_{SS}$  = 0V, Unless Otherwise Noted

Symbol	Parameter	Min.	Max.	Unit	Test Condition
t <sub>DS2</sub>	Data Setup Time to $\phi_2$ During DBIN	150		nsec	
t <sub>DH</sub> [1]	Data Hold Time From $\phi_2$ During DBIN	50		nsec	
t <sub>IE</sub> [2]	INTE Output Delay From $\phi_2$		200	n sec	C <sub>L</sub> = 50pf
t <sub>RS</sub>	READY Setup Time During φ <sub>2</sub>	120		n sec	
t <sub>HS</sub>	HOLD Setup Time to $\phi_2$	140		nsec	
tis	INT Setup Time During $\phi_2$ (During $\phi_1$ in Halt Mode)	120		n sec	
t <sub>H</sub>	Hold Time From $\phi_2$ (READY, INT, HOLD)	0		n sec	
t <sub>FD</sub>	Delay to Float During Hold (Address and Data Bus)		120	nsec	
t <sub>AW</sub> [2]	Address Stable Prior to WR	(5)		n sec	17
t <sub>DW</sub> [2]	Output Data Stable Prior to WR	[6]		n sec	
t <sub>WD</sub> [2]	Output Data Stable From WR	[7]		nsec	
t <sub>WA</sub> [2]	Address Stable From WR	[7]		n sec	C <sub>L</sub> = 100pf: Address, Data C <sub>L</sub> = 50pf: WR, HLDA, DBIN
t <sub>HF</sub> [2]	HLDA to Float Delay	[8]		n sec	C[=30pi. Wit, NEDA, DBite
t <sub>WF</sub> [2]	WR to Float Delay	[9]		n sec	
t <sub>AH</sub> [2]	Address Hold Time After DBIN During HLDA	-20	-	n sec	

- Data input should be enabled with DBIN status. No bus conflict can then occur and data hold time is assured. toH = 50 ns or toF, whichever is less.
  - 2. Load Circuit.



3. tcy = tD3 + tre2 + te2 + te2 + tD2 + tre1 > 480ns.



- 4. The following are relevant when interfacing the 8080A to devices having VIH = 3.3V:
- a) Maximum output rise time from .8V to 3.3V = 100ns @ CL = SPEC.
  b) Output delay when measured to 3.0V = SPEC +60ns @ CL = SPEC.
  c) If CL ≠ SPEC, add .6ns/SF if CL> CSPEC, subtract .3ns/SF (from modified delay) if CL < CSPEC.
- tAW = 2 tCY -tD3 -tre2 -140nsec.
- 6. tpy = (cy = tp3 = tp2 = 170nsec. 7. If not HLDA, twp = twA = tp3 + t<sub>r02</sub> +10ns. If HLDA, twp = twA = twF.
- 8. tHF = Th3 + tre2 -50ns.
- 9. tWF = tD3 + tre2 = 10ns

  10. Data in must be stable for this period during DBIN \*T3. Both tDS1 and tDS2 must be satisfied.

  11. Ready signal must be stable for this period during T2 or TW. (Must be externally synchronized.)
- 12. Hold signal must be stable for this period during T2 or Tw when entering hold mode, and during T3, T4, T5 and TWH when In hold mode. (External synchronization is not required.)
- Interrupt signal must be stable during this period of the last clock cycle of any instruction in order to be recognized on the following instruction. (External synchronization is not required.)
- 14. This timing diagram shows timing relationships only; it does not represent any specific machine cycle.

## SILICON GATE MOS 8080 A

#### INSTRUCTION SET

The accumulator group instructions include arithmetic and logical operators with direct, indirect, and immediate addressing modes.

Move, load, and store instruction groups provide the ability to move either 8 or 16 bits of data between memory, the six working registers and the accumulator using direct, indirect, and immediate addressing modes.

The ability to branch to different portions of the program is provided with jump, jump conditional, and computed jumps. Also the ability to call to and return from subroutines is provided both conditionally and unconditionally. The RESTART (or single byte call instruction) is useful for interrupt vector operation.

Double precision operators such as stack manipulation and double add instructions extend both the arithmetic and interrupt handling capability of the 8080A. The ability to

increment and decrement memory, the six general registers and the accumulator is provided as well as extended increment and decrement instructions to operate on the register pairs and stack pointer. Further capability is provided by the ability to rotate the accumulator left or right through or around the carry bit.

Input and output may be accomplished using memory addresses as I/O ports or the directly addressed I/O provided for in the 8080A instruction set.

The following special instruction group completes the 8080A instruction set: the NOP instruction, HALT to stop processor execution and the DAA instructions provide decimal arithmetic capability. STC allows the carry flag to be directly set, and the CMC instruction allows it to be complemented. CMA complements the contents of the accumulator and XCHG exchanges the contents of two 16-bit register pairs directly.

#### **Data and Instruction Formats**

Data in the 8080A is stored in the form of 8-bit binary integers. All data transfers to the system data bus will be in the same format.

The program instructions may be one, two, or three bytes in length. Multiple byte instructions must be stored in successive words in program memory. The instruction formats then depend on the particular operation executed.

One Byte Instructions

D7 D6 D5 D4 D3 D2 D1 D0 OP CODE

TYPICAL INSTRUCTIONS

Register to register, memory reference, arithmetic or logical, rotate, return, push, pop, enable or disable Interrupt instructions

Two Byte Instructions

D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub> OP CODE.

D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub> OPERAND

Immediate mode or I/O instructions

Three Byte Instructions

D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub> OP CODE

D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub> LOW ADDRESS OR OPERAND 1

D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub> HIGH ADDRESS OR OPERAND 2

Jump, call or direct load and store instructions

For the 8080A a logic "1" is defined as a high level and a logic "0" is defined as a low level.

#### **INSTRUCTION SET**

**Summary of Processor Instructions** 

	Description				truci				_	Clock [2]						tructi					Clock
Anemonic	Description	D <sub>7</sub>	De	De	D,	4 D	3 D	2 D <sub>1</sub>	00	Cycles	Mnemonic	Description	07	D <sub>6</sub>	D <sub>5</sub>	04	03	D <sub>2</sub>	D	Do	Cycles
10V,1.72	Move register to register	•		D																	1
10 V M, r	Move register to register Move register to memory	0	1	1	D	D	S	S	S	5	RZ	Return on zero	1	1	0	0	1	0	0	0	5/11
OV r. M		0	1	D	1 D	D	S	S	S	7	RNZ	Return on no zero	1	1	0	0	0	0	C	0	5/11
LT .M	Move memory to register	_	•	_	_	-	1	1	0	7	RP	Return on positive	1	1	1	1	0	0	0	0	5/11
VIr		0	1	1	1	0	1	1	0	7	RM	Return on minus	1	1	1	1	1	0	0	0	5/11
VIM	Move immediate register	0	0	D	D	D	1	1	0	7	RPE	Return on parity even	1	1	1	0	1	0	0	0	5/11
	Move immediate memory	0	0	1	1	0	1	1	0	10	RPO	Return on parity odd	1	1	1	0	0	0	0	0	5/11
NRr	Increment register	0	0	D	D	, 0	1	0	0	5	RST	Restart	1	1	A	A	A	1	1	1	11
CRr	Decrement register	0	0	D	D	0	1	0	1	5	IN	Input	1	1	0	1	1	0	1	1	10
W R M	Increment memory	0	0	1	1	0	1	0	0	10	OUT	Output	1	1	0	1	0	0	1	1	10
CR M	Decrement memory	0	0	1	1	0	1	0	1	10	LXI B	Load immediate register	0	0	0	0	0	0	0	1	10
1 DD	Add register to A	1	0	0	0	0	S	S	S	4		Pair B & C									
DC r	Add register to A with carry	1	0	0	0	1	S	S	S	4	LXID	Load immediate register	0	0	0	.1	0	0	0	1	10
UB r	Subtract register from A	1	0	0	1	0	S	S	S	4	The second second	Pair D & E						12	-		
88 r	Subtract register from A with borrow	1	0	0	1	1	S	S	S	4	LXI H	Load immediate register Pair H & L	0	0	1	0	0	0	0	1	10
NA r	And register with A	1	0	1	0	0	S	S	S	4	LXI SP	Load immediate stack pointer	0	0	1	1	0	0	0	1	10
RAr	Exclusive Or register with A	1	0	1	0	1	S	S	S	4	PUSH B	Push register Pair B & C on	1	1	0	o	0	1	0	1	11
RA r	Or register with A	1	0	1	1	0	S	S	S	4		stack			•	•			•	•	
MPr	Compare register with A	1	0	1	1	1	S	S	S	4	PUSH D	Push register Pair D & E on	1	1		1	0	1	0	1	11
DD M	Add memory to A	1	0	0	0	0	1	1	0	7		stack	•			•	•			•	• •
DC M	Add memory to A with carry	1	0	0	0	1	1	1	0	7	PUSH H	Push register Pair H & L on	1	1	1	0	0	1	0	1	11
JB M	Subtract memory from A	1	0	0	1	0	1	1	0	7	. 031111	stack		•	•		U	•	U		11
BB M	Subtract memory from A with borrow	1	0	0	1	1	1	1	0	7	PUSH PSW	Push A and Flegs on stack	1	1	1	1	0	1	0	1	11
M AN	And memory with A	1	0	1	0	0	1	1	0	7	POP B				•			•			••
RAM	Exclusive Or memory with A	1	0	1	0	1	1	i .	0	,	FUFB	Pop register pair 8 & C off stack	1	1	0	0	0	0	0	1	10
RAM	Or memory with A	1	0	1	1	ò	i		0	,	POP D							_			
AP M	Compare memory with A	i	0	i	i	1	i		0	7	PUPU	Pop register pair D & E off	1	1	0	1	0	0	0	1	10
DI	Add immediate to A		1	ò	ò	ò	i	•	0	7	POP H	stack									
CI	Add immediate to A with	1	i	0	0	1	i		0	7	PUP H	Pop register pair H & L off	1	1	1	0	0	0	0	1	10
	carry		•	U		•	•	•	U	'	POP PSW	stack							_		
H	Subtract immediate from A	1	1	0	1	0	1	1	0	7	PUP PSW	Pop A and Flags	1	1	1	1	0	0	0	1	10
31	Subtract immediate from A	1	i	0	i	1.	1		0	7		off stack					_	_		_	
	with borrow		•	٠	•	•	•		U	'	STA	Store A direct	0	0	1	1		_		0	13
NI	And immediate with A	1	1	1	0	0	1	1	0	7	LDA	Load A direct	0	0	1	1				0	13
31	Exclusive Or immediate with	i	i	i	0	1	1		0	,	XCHG	Exchange D & E, H & L Registers	1	1	1	0	1	0	1	1	4
RI	Or immediate with A					•				.	XTHL	Exchange top of stack, H & L	1	1	1	0	0	0	1	1	18
		!	!	!	1	0	!	1	0	7	SPHL	H & L to stack pointer	1	1	1	1	1		0	1	5
21	Compare immediate with A	1	1	1	1	1	1	1	0	7	PCHL	H & L to program counter	1	1	1	0	1	0	0	1	5
LC	Rotate A left	0	0	0	0	0	1	1	1	4	DADB	Add B & C to H & L	0	0	0	0	1	0	0	1	10
RC .	Rotate A right		0	0	0	1	1		1	4	DADD	Add D & E to H & L	0	0	0	1	1	0	0	1	10
AL	Rotate A left through carry		0	0	1	0	1	1	1	4	DADH	Add H & L to H & L	0	0	1	0	1	0	0	1	10
AR	Rotate A right through	0	0	0	1	1	1	1	1	4	DAD SP	Add stack pointer to H & L	0	0	1	1	1	0	0	1	10
	carry										STAX B	Store A indirect	0	0	0	0	0	0	1	0	7
IP	Jump unconditional	1	1	0	0	0	0	1	1	10	STAX D	Store A indirect	0	0	0	1	0	0		0	7
	Jump on carry	1	1	0	1	1	0	1	0	10	LDAX B	Load A indirect	0	0	0	ò	-	-		0	'n
C	Jump on no carry	1	1	0	1	0	0	1	0	10	LDAX D	Load A indirect	0	0	0	1	•	-		0	,
	Jump on zero	1	1	0	0	1	0	1	0	10	INXB	Increment B & C registers	0	0	0	ò		-		1	5
Z	Jump on no zero	1	1	0	0	0	0	1	0	10	INXD	Increment D & E registers	0	0	0	1	0	0	•	1	5
	Jump on positive	1	1	1	1	0	0	1	0	10	INXH	Increment H & L registers	0	0	1	0	0	0		1	
	Jump on minus	1	1	1	1	1	0	1	0	10	INX SP	Increment in a L registers	0	0	1	-	0	0/	•	•	5
E	Jump on parity even	1	1	1	0	1	0		0	10	DCX B	Decrement B & C	0	0	0	0	•	_		1	5
0	Jump on parity odd	1	1	1	0	ò	0		0	10	DCXD		_	-	•	-	1	U	0PA	1	5
LL	Call unconditional	i	1	ò	0	1	1		1	17		Decrement D & E	0	0	0	1	1	0		1	5
	Call on carry	,		0	1	•	1		0	11/17	DCX H	Decrement H & L	0	0	1	0	1	•	•	1	5
С	Call on no carry	,	,	0		0	1	100	0	11/17	DCX SP	Decrement stack pointer	0	0	1	1 .	1	-	•	1	5
	Call on zero			0	0		:		0		CMA	Complement A	0	0	1	0	1	-		1	4
	Call on no zero	:		0	0		!	-	-	11/17	STC	Set carry	0	0	1		0	-	-	1	4
Z		1	!	-	-	0	1		0	11/17	CMC	Complement carry	0	0	1		1	1	1	1	4
	Call on positive	1	!	1	1	0	1		0	11/17	DAA	Decimal adjust A	0	0	1	0	0	1	1	1	4
	Call on minus	1	1	1	1	1	1	-	0	11/17	SHLD	Store H & L direct	0	0	1	0	0	0	1	0	16
E	Call on parity even	1	1	1	0	1	1	-	0	11/17	LHLD	Load H & L direct	0	0	1	0	1	0		0	16
0	Call on parity odd	1	1	1	0	0	1	-	0	11/17	EI	Enable Interrupts		1.	1	1	1			1	4
T	Return		1	0	0	1	0		1	10	DI	Disable interrupt	1	1	1	1		-	5 c	i	4
	Return on carry	1	1	0	1	1	0	0	0	5/11	NOP	No-operation		0	0			-		0	1
C	Return on no carry	1	1	0	1	0	0	0	0	5/11	.00.00.00		-	-	-	-	- '	_	- '		

NOTES: 1. DDD or SSS - 000 B - 001 C - 010 D  $\dot{-}$  011 E - 100 H - 101 L - 110 Memory - 111 A. 2. Two possible cycle times, (5/11) indicate instruction cycles dependent on condition flags.



# Schottky Bipolar 8224

# CLOCK GENERATOR AND DRIVER FOR 8080A CPU

- Single Chip Clock Generator/Driver for 8080A CPU
- Power-Up Reset for CPU
- Ready Synchronizing Flip-Flop
- Advanced Status Strobe


- Oscillator Output for External System Timing
- Crystal Controlled for Stable System Operation
- Reduces System Package Count

The 8224 is a single chip clock generator/driver for the 8080A CPU. It is controlled by a crystal, selected by the designer, to meet a variety of system speed requirements.


Also included are circuits to provide power-up reset, advance status strobe and synchronization of ready.

The 8224 provides the designer with a significant reduction of packages used to generate clocks and timing for 8080A.

#### PIN CONFIGURATION



#### **BLOCK DIAGRAM**



#### PIN NAMES

RESIN	RESET INPUT				
RESET	RESET OUTPUT				
RDYIN	READY INPUT				
READY	READY OUTPUT				
SYNC	SYNC INPUT				
STSTB	STATUS STB (ACTIVE LOW)				
#1	8080				
<b>#2</b>	CLOCKS				

XTAL 1	CONNECTIONS
XTAL 2	FOR CRYSTAL
TANK	USED WITH OVERTONE XTAL
_osc	OSCILLATOR OUTPUT
φ <sub>2</sub> (TTL)	#2 CLK (TTL LEVEL)
· Vcc	+5V
- Voo	+12V
' GND	0V

# **SCHOTTKY BIPOLAR 8224**

# D.C. Characteristics

 $T_{A}$  = 0°C to 70°C;  $V_{CC}$  = +5.0V ±5%;  $V_{DD}$  = +12V ±5%.

			Limits					
Symbol	Parameter	Min.	Typ.[1]	Max.	Units	Test Conditions		
1 <sub>F</sub>	Input Current Loading		.15		mA	V <sub>F</sub> = .45V		
IR	Input Leakage Current				μΑ	V <sub>R</sub> = 5.25V		
V <sub>C</sub>	Input Forward Clamp Voltage					Ic -5mA		
VIL	Input "Low" Voltage				V 4			
V <sub>IH</sub>	Input "High" Voltage		2.2		V	Reset Input All Other Inputs		
VIH-VIL	Ready Input Hysteresis		500		mV			
V <sub>OL</sub>	Output "Low" Voltage		.3		V	$(\phi_1, \phi_2)$ , Ready, Reset $\phi_{10L} = 2\text{mA}$ All Other Outputs $\phi_{10L} = 15\text{mA}$		
V <sub>OH</sub>	Output "High" Voltage $\phi_1$ , $\phi_2$ READY, RESET All Other Outputs		11V 4V 3V		> VI HOUS	I <sub>OH</sub> = -100μA I <sub>OH</sub> = -100μA I <sub>OH</sub> = -1mA		
Isc	Output Short Circuit Current (All Low Voltage Outputs Only)		40	V	mA	V <sub>O</sub> = 0V V <sub>CC</sub> = 5.0V		
lcc	Power Supply Current	1	70	4 10	mA			
DD	Power Supply Current	1	. 5	ĘĆ	mA			

Note 1: Typical values are for TA = 25°C and nominal supply voltages

# A.C. Characteristics

 $T_A = 0^{\circ}C \text{ to } 70^{\circ}C; V_{DD} = +5V \pm 5\%; V_{DD} = +12V \pm 5\%$ 

		Min. Typ. Max.				
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
t <sub>Ø</sub> 1	φ <sub>1</sub> Pulse Width	THE	105		ns	t <sub>CY</sub> = 480ns
t <sub>Ø2</sub>	φ <sub>2</sub> Pulse Width		250		ns	
t <sub>D1</sub>	Delay $\phi_1$ to $\phi_2$		5		ns	2
t <sub>D2</sub>	Delay $\phi_2$ to $\phi_1$		100		ns	φ <sub>1</sub> & φ <sub>2</sub> Loaded to
t <sub>D3</sub>	Delay φ <sub>1</sub> to φ <sub>2</sub> Leading Edges	w hi	115		ns	C <sub>L</sub> = 20 to 50pF
tr	Output Rise Time		15		ns	
tf	Output Fall Time		10		ns	φ <sub>2</sub> (TTL) & Status Strobe
toss	φ <sub>2</sub> to STSTB Delay		300		ns	Loaded to 15mA/30pF
$t_{D\phi 2}$	$\phi_2$ (TTL) to $\phi_2$ Delay		5		ns	
tpw	Status Strobe Pulse Width	W	55		ns	
tSETUP	RDYIN Setup Time to $\phi_2$		250		ns	Ready & Reset Loaded to 2mA/10pF
tHOLD	RDYIN Hold Time to $\phi_2$		220		ns	All measurements
TRDY	READY to $\phi_2$ Delay		200		ns	referenced to 1.5V
tRST	RESET to $\phi_2$ Delay		200		ns	unless specified otherwise.
tCLK	Clock Period =		t <sub>CY</sub> ÷ 9		ns	Otherwise,

# SCHOTTKY BIPOLAR 8224 WAVEFORMS tD1 -8.0V STSTB [2] . #2 (TTL) SYNC[2] RDYIN PROY READY RESET[2]

Note 2. STSTB and SYNC are shown for a typical clock cycle. During RESET, both STSTB and SYNC are normally low.



# Schottky Bipolar 8228

# SYSTEM CONTROLLER AND BUS DRIVER FOR 8080A CPU


- Single Chip System Control for MCS-80 Systems
- Built-in Bi-Directional Bus Driver for Data Bus Isolation
- Allows the use of Multiple Byte Instructions (e.g. CALL) for Interrupt Acknowledge
- User Selected Single Level Interrupt Vector (RST 7)
- 28 Pin Dual In-Line Package
- Reduces System Package Count

The 8228 is a single chip system controller and bus driver for MCS-80. It generates all signals required to directly interface MCS-80 family RAM, ROM, and I/O components.

A bi-directional bus driver is included to provide high system TTL fan-out. It also provides isolation of the 8080 data bus from memory and I/O. This allows for the optimization of control signals, enabling the systems deisgner to use slower memory and I/O. The isolation of the bus driver also provides for enhanced system noise immunity.


A user selected single level interrupt vector (RST 7) is provided to simplify real time, interrupt driven, small system requirements. The 8228 also generates the correct control signals to allow the use of multiple byte instructions (e.g., CALL) in response to an INTERRUPT ACKNOWLEDGE by the 8080A. This feature permits large, interrupt driven systems to have an unlimited number of interrupt levels.

The 8228 is designed to support a wide variety of system bus structures and also reduce system package count for cost effective, reliable, design of the MCS-80 systems.



# **SCHOTTKY BIPOLAR 8228**

#### WAVEFORMS



# **SCHOTTKY BIPOLAR 8228**

# D.C. Characteristics $T_A = 0^{\circ}C$ to $70^{\circ}C$ ; $V_{CC} = 5V \pm 5\%$ .

		Limits					
Symbol	f Parameter	Min.	Typ.[1]	Max.	Unit	Test Conditions	
V <sub>C</sub>	Input Clamp Voltage, All Inputs		.8		٧	V <sub>CC</sub> =4.75V; I <sub>C</sub> =-5mA	
lF	Input Load Current, STSTB				mA	V <sub>CC</sub> = 5.25V	
	D <sub>2</sub> & D <sub>6</sub>				mA	V <sub>F</sub> = 0.45V	
,	D <sub>0</sub> , D <sub>1</sub> , D <sub>4</sub> , D <sub>5</sub> , & D <sub>7</sub>				mA		
	All Other Inputs				mA		
IR	Input Leakage Current STSTB				μА	V <sub>CC</sub> =5.25V	
	DB <sub>0</sub> -DB <sub>7</sub>				μΑ	V <sub>R</sub> = 5.25V	
	All Other Inputs				μΑ		
V <sub>TH</sub> °	Input Threshold Voltage, All Inputs	.8		2.0	V	V <sub>CC</sub> =5V	
lcc	Power Supply Current		150		mA	V <sub>CC</sub> =5.25V	
VoL	Output Low Voltage, D <sub>0</sub> -D <sub>7</sub>		.3		V	V <sub>CC</sub> =4.75V; l <sub>OL</sub> =2mA	
	All Other Outputs		.3		V	I <sub>OL</sub> = 10mA	
V <sub>OH</sub>	Output High Voltage, D <sub>0</sub> -D <sub>7</sub>		3.7		v	V <sub>CC</sub> =4.75V; I <sub>OH</sub> =-100μA	
	All Other Outputs		3.0		V	I <sub>OH</sub> = -1mA	
los	Short Circuit Current, All Outputs		35		mA	V <sub>CC</sub> =5V	
O(off)	Off State Output Current, All Control Outputs				μА	V <sub>CC</sub> =5.25V; V <sub>O</sub> =5.25	
					μА	V <sub>O</sub> =.45V	

Note 1: Typical values are for T<sub>A</sub> = 25°C and nominal supply voltages.

# A.C. Characteristics $T_A = 0^{\circ}C$ to $70^{\circ}C$ ; $V_{CC} = 5V \pm 5\%$ .

Symbol	Parameter	Min.	Typ.	Max.	Unit
tpw	Width of Status Strobe		15		ns
tss	Setup Time, Status Inputs D <sub>0</sub> -D <sub>7</sub>		5		ns
<sup>t</sup> sH	Hold Time, Status Inputs D <sub>0</sub> -D <sub>7</sub>		5		ns
tDC	Delay from STSTB to any Control Signal		25		ns
t <sub>RR</sub>	Delay from DBIN to Control Outputs		10		ns
tRE	Delay from DBIN to Enable 8080 Bus		25		ns
t <sub>RD</sub>	Delay from System Bus to 8080 Bus during Read		25		ns
twR	Delay from WR to Control Outputs		20		ns
twe .	Delay to Enable System Bus DB <sub>0</sub> -DB <sub>7</sub> after STSTB		25		ns
two Delay from 8080 Bus D <sub>0</sub> -D <sub>7</sub> to System Bus DB <sub>0</sub> -DB <sub>7</sub> during Write			20		ns
te	Delay from System Bus Enable to System Bus DB <sub>0</sub> -DB <sub>7</sub>		25		ns
t <sub>HO</sub>	HLDA to Read Status Outputs		10		ns
t <sub>DS</sub>	Setup Time, System Bus Inputs to HLDA		0		ns
t <sub>DH</sub>	Hold Time, System Bus Inputs to HLDA		10		ns



# Silicon Gate MOS 8708/8704(2708/2704)

# 8192/4096 BIT ERASABLE AND ELECTRICALLY REPROGRAMMABLE READ ONLY MEMORY


- 8708 1024x8 Organization
- 8704 512x8 Organization
- Fast Programming Typ. 100 sec. For All 8K Bits
- Low Power During Programming
- Access Time 450 ns
- Standard Power Supplies— +12V, ±5V
- Static No Clocks Required
- Inputs and Outputs TTL Compatible During Both Read and Program Modes
- Three-State Output—OR-Tie Capability

The Intel®8708/8704 are high speed 8192/4096 bit erasable and electrically reprogrammable ROM's (EPROM) ideally suited where fast turn around and pattern experimentation are important requirements.

The 8708/8704 are packaged in a 24 pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the devices.

A pin for pin mask programmed ROM, the Intel®8308, is available for large volume production runs of systems initially using the 8708.

The 8708/8704 is fabricated with the time proven N-channel silicon gate technology.



# **Absolute Maximum Ratings\***

2200
Temperature Under Bias
-65°C to +125°C
Storage Temperature65°C to +125°C
All Input or Output Voltages with Respect to VBB
(except Program)
(except Program)
Supply Voltages V <sub>CC</sub> and V <sub>SS</sub> with Respect to V <sub>BB</sub> +15V to -0.3'
+20V to -0.3
V <sub>DD</sub> with Respect to V <sub>BB</sub> +20V to -0.3
Power Dissipation 1.5V
TOTAL DISSIPATION TO THE PARTY OF THE PARTY

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **READ OPERATION**

# D.C. and Operating Characteristics

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = +5V \pm 5\%$ ,  $V_{DD} = +12V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,  $V_{SS} = 0V$ , Unless Otherwise Noted.

Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Conditions
-	Address and Chip Select Input Load Current			10	μА	V <sub>IN</sub> = 5.25V
I <sub>LI</sub>	Output Leakage Current			10.	μА	V <sub>OUT</sub> = 5.25V, CS/WE = 5V
	V <sub>DD</sub> Supply Current		50	65	mA	Worst Case Supply Currents:
loo lcc	V <sub>CC</sub> Supply Current		6	10	mA ·	All Inputs High
I <sub>BB</sub>	V <sub>BB</sub> Supply Current		30	45	mA	CS/WE = 5V; TA = 0°C
V <sub>IL</sub>	Input Low Voltage	V <sub>SS</sub>		0.65	V	
V <sub>IH</sub>	Input High Voltage	3.0		V <sub>CC</sub> +1	٧	
VOL	Output Low Voltage			0.45	V	I <sub>OL</sub> = 1.6mA
V <sub>OH1</sub>	Output High Voltage	3.7			V	loH = -100μA
V <sub>OH2</sub>	Output High Voltage	2.4	*		У	I <sub>OH</sub> = -1mA
PD	Power Dissipation			800	mW	TA = 70°C

NOTES 1. Typical values are for T<sub>A</sub> = 25°C and nominal supply voltages.

2. The program input (Pin 18) may be tied to V<sub>SS</sub> or V<sub>CC</sub> during the read mode.

# A.C. Characteristics

 $T_A = 0^{\circ} C$  to  $70^{\circ} C$ ,  $V_{CC} = +5 V \pm 5\%$ ,  $V_{DD} = +12 V \pm 5\%$ ,  $V_{BB} = -5 V \pm 5\%$ ,  $V_{SS} = 0 V$ , Unless Otherwise Noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit
tACC	Address to Output Delay		280	450	ns
tco	Chip Select to Output Delay			120	ns
tDF	Chip De-Select to Output Float	0		120	ns
<sup>t</sup> он	Address to Output Hold	0			ns

# Capacitance<sup>[1]</sup> T<sub>A</sub> = 25°C, f = 1MHz

Symbol	Parameter .	Тур.	Max.	Unit	Conditions
GN	Input Capacitance	4	6	pF	V <sub>IN</sub> =0V
COUT	Output Capacitance	8	12	pF	V <sub>OUT</sub> =0V

Note 1. This parameter is periodically sampled and not 100% tested.

#### A.C. Test Conditions:


Output Load: 1 TTL gate and C<sub>L</sub> = 100pF

Input Rise and Fall Times: ≤20ns

Timing Measurement Reference Levels: 0.8V and 2.8V for inputs; 0.8V and 2.4V for outputs

Input Pulse Levels: 0.65V to 3.0V

## Waveforms



# PROGRAMMING OPERATION Description

Initially, and after each erasure, all bits of the 8708/8704 are in the "1" state (Output High). Information is introduced by selectively programming "0" into the desired bit locations.

The circuit is set up for programming operation by raising the  $\overline{\text{CS}}/\text{WE}$  input (Pin 20) to +12V. The word address is selected in the same manner as in the read mode. Data to be programmed are presented, 8-bits in parallel, to the data output lines  $(O_1 \cdot O_8)$ . Logic levels for address and data lines and the supply voltages are the same as for the read mode. After address and data set up one program pulse  $(V_P)$  per address is applied to the program input (Pin 18). One pass through all addresses to be programmed is defined as a program loop. The number of loops (N) required is a function of the program pulse width  $(t_{PW})$  according to  $N \times t_{PW} \ge 100$  ms.

For program verification, program loops and read loops may be alternated as shown in waveform B.

# **Program Characteristics**

 $T_A = 25^{\circ}C$ ,  $V_{CC} = +5V \pm 5\%$ ,  $V_{DD} = +12V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,  $V_{SS} = 0V$ ,  $\overline{CS}/WE = +12V$ , Unless Otherwise Noted.

Symbol	Parameter	Min.	Typ.	Max.	Units
tas	Address Setup Time	10			μs
tcss	CS/WE Setup Time	10			μs
t <sub>DS</sub>	Data Setup Time	10			μs
t <sub>AH</sub>	Address Hold Time	1			μs
t <sub>CH</sub>	CS/WE Hold Time	.5			μs
<sup>t</sup> DH	Data Hold Time	1			μs
t <sub>DF</sub>	Chip Deselect to Output Float Delay	0		120	ns
t <sub>DPR</sub>	Program To Read Delay			10	μs
t <sub>PW</sub>	Program Pulse Width	.1		1.0	ms
tpR	Program Pulse Rise Time	.5		2.0	μς
tpF	Program Pulse Fall Time	.5		2.0	μs
l <sub>P</sub>	Programming Current		10	20	mA
V <sub>P</sub>	Program Pulse Amplitude	25		27	V

NOTE: Intel's standard product warranty applies only to devices programmed to specifications described herein.

## **Erasing Procedure**


The 8708/8704 may be erased by exposure to high intensity short-wave ultraviolet light at a wavelength of 2537Å. The recommended integrated dose. (i.e., UV intensity x exposure time) is 10W-sec/cm<sup>2</sup>. Examples of ultraviolet sources which can erase the 8708/8704 in 20 to 30 minutes are the Model UVS-54 and Model S-52 short-wave ultraviolet lamps manufactured by Ultra-Violet Products, Inc. (5114 Walnut Grove Avenue, San Gabriel, California). The lamps should be used without short-wave filters, and the 8708/8704 to be erased should be placed about one inch away from the lamp tubes.

# **Waveforms**


(Logic levels and timing reference levels same as in the Read Mode unless noted otherwise.)

# A) Program Mode


CS/WE = +12V





# B) Read/Program/Read Transitions





# Typical Characteristics (Nominal supply voltages unless otherwise noted):













# 2114A\* 1024 X 4 BIT STATIC RAM

N	An		
Paramer	REL This is not a find the same su	10.	
	Slimits of a	MIN	
	54	bject specifica	AP.
		chann	n. So

<u> </u>	2114AL-2	2114AL-3	2114AL-4	2114A-4	2114A-5
Max. Access Time (ns)	120	150	200	200	250
Max. Current (mA)	40	40	40	70	70


- HMOS Technology
- **Low Power, High Speed**
- Identical Cycle and Access Times
- Single +5V Supply ±10%
- High Density 18 Pin Package

- Completely Static Memory No Clock or Timing Strobe Required
- Directly TTL Compatible: All Inputs and Outputs
- Common Data Input and Output Using Three-State Outputs
- 2114 Upgrade

The Intel® 2114A is a 4096-bit static Random Access Memory organized as 1024 words by 4-bits using HMOS, a high performance MOS technology. It uses fully DC stable (static) circuitry throughout, in both the array and the decoding, therefore it requires no clocks or refreshing to operate. Data access is particularly simple since address setup times are not required. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

The 2114A is designed for memory applications where the high performance and high reliability of HMOS, low cost, large bit storage, and simple interfacing are important design objectives. The 2114A is placed in an 18-pin package for the highest possible density.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. A separate Chip Select (CS) lead allows easy selection of an individual package when outputs are or-tied.



INTEL CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OF ANY CIRCUITRY OTHER THAN CIRCUITRY EMBODIED IN AN INTEL PRODUCT. NO OTHER CIRCUIT PATENT LICENSES ARE IMPLIED.

PART ALSO AVAILABLE IN EXTENDED TEMPERATURE RANGE FOR MILITARY GRADE APPLICATIONS.

Intel Corporation, 3065 Bowers Avenue, Santa Clara, California 95051

OINTEL CORPORATION, 1979



# Schottky Bipolar 8212

# **EIGHT-BIT INPUT/OUTPUT PORT**

- Fully Parallel 8-Bit Data Register and Buffer
- Service Request Flip-Flop for Interrupt Generation
- Low Input Load Current .25 mA Max.
- Three State Outputs
- Outputs Sink 15 mA

- 3.65V Output High Voltage for Direct Interface to 8080 CPU or 8008 CPU
- Asynchronous Register Clear
- Replaces Buffers, Latches and Multiplexers in Microcomputer Systems
- Reduces System Package Count

The 8212 input/output port consists of an 8-bit latch with 3-state output buffers along with control and device selection logic. Also included is a service request flip-flop for the generation and control of interrupts to the microprocessor.


The device is multimode in nature. It can be used to implement latches, gated buffers or multiplexers. Thus, all of the principal peripheral and input/output functions of a microcomputer system can be implemented with this device.

# PIN CONFIGURATION



#### PIN NAMES

DI1-DIs	DATA IN
DO1-DO8	DATA OUT
DS1-D82	DEVICE SELECT
MD	MODE
STB	STROBE .
INT	INTERRUPT (ACTIVE LOW
CLA	CLEAR (ACTIVE LOW)



# SCHOTTKY BIPOLAR 8212

# **Functional Description**

#### **Data Latch**

The 8 flip-flops that make up the data latch are of a "D" type design. The output (Q) of the flip-flop will follow the data input (D) while the clock input (C) is high. Latching will occur when the clock (C) returns low.

The data latch is cleared by an asynchronous reset input (CLR). (Note: Clock (C) Overides Reset (CLR).)

#### **Output Buffer**

The outputs of the data latch (Q) are connected to 3-state, non-inverting output buffers. These buffers have a common control line (EN); this control line either enables the buffer to transmit the data from the outputs of the data latch (Q) or disables the buffer, forcing the output into a high impedance state. (3-state)

This high-impedance state allows the designer to connect the 8212 directly onto the microprocessor bi-directional data bus.

#### **Control Logic**

The 8212 has control inputs  $\overline{DS1}$ , DS2, MD and STB. These inputs are used to control device selection, data latching, output buffer state and service request flip-flop.

#### DS1, DS2 (Device Select)

These 2 inputs are used for device selection. When  $\overline{DS1}$  is low and DS2 is high ( $\overline{DS1} \cdot DS2$ ) the device is selected. In the selected state the output buffer is enabled and the service request flip-flop (SR) is asynchronously set.

#### MD (Mode)

This input is used to control the state of the output buffer and to determine the source of the clock input (C) to the data latch.

When MD is high (output mode) the output buffers are enabled and the source of clock (C) to the data latch is from the device selection logic ( $\overline{DS1} \cdot DS2$ ) When MD is low (input mode) the output buffer state is determined by the device selection logic ( $\overline{DS1} \cdot DS2$ ) and the source of clock (C) to the data latch is the STB (Strobe) input.

## STB (Strobe)


This input is used as the clock (C) to the data latch for the input mode MD = 0) and to synchronously reset the service request flip-flop (SR).

Note that the SR flip-flop is negative edge triggered.

#### Service Request Flip-Flop

The (SR) flip-flop is used to generate and control interrupts in microcomputer systems. It is asynchronously set by the CLR input (active low). When the (SR) flip-flop is set it is in the non-interrupting state.

The output of the (SR) flip-flop (Q) is connected to an inverting input of a "NOR" gate. The other input to the "NOR" gate is non-inverting and is connected to the device selection logic ( $\overline{DS1} \cdot DS2$ ). The output of the "NOR" gate ( $\overline{INT}$ ) is active low (interrupting state) for connection to active low input priority generating circuits.



# **SCHOTTKY BIPOLAR 8212**

# **Absolute Maximum Ratings\***


\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

#### **D.C.** Characteristics

 $T_A = 0^{\circ}C \text{ to } +75^{\circ}C \quad V_{CC} = +5V \pm 5\%$ 

Symbol	Parameter		Limits		Unit	Test Conditions	
Cymbol	raramotor	Min. Typ. Max		Max.		rest conditions	
l <sub>F</sub>	Input Load Current ACK, DS <sub>2</sub> , CR, DI <sub>1</sub> -DI <sub>8</sub> Inputs			25	mA	V <sub>F</sub> = .45V	
l <sub>F</sub>	Input Load Current MD Input			75	mA	$V_F = .45V$	
l <sub>F</sub>	Input Load Current DS, Input			-1.0	mA	V <sub>F</sub> = .45V	
I <sub>R</sub>	Input Leakage Current ACK, DS, CR, DI,-DI, Inputs			10	μΑ	$V_R = 5.25V$	
lé	Input Leakage Current MO Input	•		30	μΑ	V <sub>R</sub> = 5.25V	
I <sub>R</sub>	Input Leakage Current DS, Input			40	μΑ	$V_R = 5.25V$	
Vc	Input Forward Voltage Clamp			-1	V	$I_c = -5 \text{ mA}$	
VIL	Input "Low" Voltage			.85	V		
V <sub>IH</sub>	Input "High" Voltage	2.0			. V		
Vol	Output "Low" Voltage			.45	V	I <sub>OL</sub> = 15 mA	
V <sub>OH</sub>	Output "High" Voltage	3.65	4.0		V	$I_{OH} = -1 \text{ mA}$	
Isc	Short Circuit Output Current	-15		-75	mA	V <sub>0</sub> = 0 V	
10	Output Leakage Current High Impedance State			20	μΑ	$V_0 = .45V/5.25V$	
Icc	Power Supply Current		90	130	mA		

# SCHOTTKY BIPOLAR 8212





# Silicon Gate MOS 8255




# PROGRAMMABLE PERIPHERAL INTERFACE

- 24 Programmable I/O Pins
- **■** Completely TTL Compatible
- Fully Compatible with MCS™-8 and MCS™-80 Microprocessor Families
- Direct Bit Set/Reset Capability
  Easing Control Application Interface
- 40 Pin Dual In-Line Package
- Reduces System Package Count

The 8255 is a general purpose programmable I/O device designed for use with both the 8008 and 8080 microprocessors. It has 24 I/O pins which may be individually programmed in two groups of twelve and used in three major modes of operation. In the first mode (Mode 0), each group of twelve I/O pins may be programmed in sets of 4 to be input or output. In Mode 1, the second mode, each group may be programmed to have 8 lines of input or output. Of the remaining four pins three are used for handshaking and interrupt control signals. The third mode of operation (Mode 2) is a Bidirectional Bus mode which uses 8 lines for a bidirectional bus, and five lines, borrowing one from the other group, for handshaking.

Other features of the 8255 include bit set and reset capability and the ability to source 1mA of current at 1.5 volts. This allows darlington transistors to be directly driven for applications such as printers and high voltage displays.



# 8255 BASIC FUNCTIONAL DESCRIPTION

#### General

The 8255 is a Programmable Peripheral Interface (PPI) device designed for use in 8080 Microcomputer Systems. Its function is that of a general purpose I/O component to interface peripheral equipment to the 8080 system bus. The functional configuration of the 8255 is programmed by the system software so that normally no external logic is necessary to interface peripheral devices or structures.

#### **Data Bus Buffer**

This 3-state, bi-directional, eight bit buffer is used to interface the 8255 to the 8080 system data bus. Data is transmitted or received by the buffer upon execution of INput or OUTput instructions by the 8080 CPU. Control Words and Status information are also transferred through the Data Bus buffer.

# Read/Write and Control Logic

The function of this block is to manage all of the internal and external transfers of both Data and Control or Status words. It accepts inputs from the 8080 CPU Address and Control busses and in turn, issues commands to both of the Control Groups.

#### (CS)

Chip Select: A "low" on this input pin enables the communication between the 8255 and the 8080 CPU.

#### (RD)

Read: A "low" on this input pin enables the 8255 to send the Data or Status information to the 8080 CPU on the Data Bus. In essence, it allows the 8080 CPU to "read from" the 8255.

#### (WR)


Write: A "low" on this input pin enables the 8080 CPU to write Data or Control words into the 8255.

# (A<sub>0</sub> and A<sub>1</sub>)

Port Select 0 and Port Select 1: These input signals, in conjunction with the  $\overline{RD}$  and  $\overline{WR}$  inputs, control the selection of one of the three ports or the Control Word Register. They are normally connected to the least significant bits of the Address Bus ( $A_0$  and  $A_1$ ).

#### 8255 BASIC OPERATION

A1	Ao	RD	WR	CS	INPUT OPERATION (READ)				
0	0	. 0	1	0	PORT A → DATA BUS				
0	1	0	1	0	PORT B - DATA BUS				
1	0	0	1	0	PORT C → DATA BUS				
·					OUTPUT OPERATION (WRITE)				
0	0	1	0	0	DATA BUS - PORT A				
0	1	1	0	0	DATA BUS - PORT B				
1	0	1	0	0	DATA BUS → PORT C				
1	1	1	0	0	DATA BUS - CONTROL				
		-			DISABLE FUNCTION				
×	×	×	×	1	DATA BUS → 3-STATE				
1	1	0	1	0	ILLEGAL CONDITION				



8255 Block Diagram

#### (RESET)

Reset: A "high" on this input clears all internal registers including the Control Register and all ports (A, B, C) are set to the input mode.

#### **Group A and Group B Controls**

The functional configuration of each port is programmed by the systems software. In essence, the 8080 CPU "outputs" a control word to the 8255. The control word contains information such as "mode", "bit set", "bit reset" etc, that initializes the functional configuration of the 8255.

Each of the Control blocks (Group A and Group B) accepts "commands" from the Read/Write Control Logic, receives "control words" from the internal data bus and issues the proper commands to its associated ports.

Control Group A — Port A and Port C upper (C7-C4)
Control Group B — Port B and Port C lower (C3-C0)

The Control Word Register can Only be written into. No Read operation of the Control Word Register is allowed.

#### Ports A, B, and C


The 8255 contains three 8-bit ports (A, B, and C). All can be configured in a wide variety of functional characteristics by the system software but each has its own special features or "personality" to further enhance the power and flexibility of the 8255.

Port A: One 8-bit data output latch/buffer and one 8-bit data input latch.

Port B: One 8-bit data input/output latch/buffer and one 8-bit data input buffer.

Port C: One 8-bit data output latch/buffer and one 8-bit data input buffer (no latch for input). This port can be divided into two 4-bit ports under the mode control. Each 4-bit port contains a 4-bit latch and it can be used for the control signal outputs and status signal inputs in conjunction with Ports A and B.

#### 8255 BLOCK DIAGRAM



#### PIN CONFIGURATION

PAZ	1	-5	40 744	
PA2	2		30 PAS	
PAT	3		38 PAS	
PAO			37 PA7	
AD [			36 WR	
<b>व्ह</b> □			36 RES	Εī
GND [	,		24 Do	
A1	8		23 0,	
A0 [			32 02	
PC7	10		31 03	
PC6	11	8255	30 D	
PC6	12		29 0	
PC4	13		28 D D4	
PC0	14		27 0	
PC1	15		26 7 VCC	
PC2	16		25 787	
PC3	17		24 P86	
PB0 [	16		23 P86	
P81 [			22 784	
PB2 [	20		21 703	

#### **PIN NAMES**

	D7-D0	DATA BUS (BI-DIRECTIONAL)
1	RESET	RESET INPUT
	CS	CHIP SELECT
1	RD	READ INPUT
1	WR	WRITE INPUT
1	A0, A1	PORT ADDRESS
1	PAT-PAO	PORT A (BIT)
1	PB7-PB0	PORT B (BIT)
1	PC7-PC0	PORT C (BIT)
1	Vcc	+6 VOLTS
1	GND	# VOLTS

#### 8255 DETAILED OPERATIONAL DESCRIPTION

#### Mode Selection

There are three basic modes of operation that can be selected by the system software:


Mode 0 - Basic Input/Output

Mode 1 - Strobed Input/Output


Mode 2 - Bi-Directional Bus

When the RESET input goes "high" all ports will be set to the Input mode (i.e., all 24 lines will be in the high impedance state). After the RESET is removed the 8255 can remain in the Input mode with no additional initialization required. During the execution of the system program any of the other modes may be selected using a single OUTput instruction. This allows a single 8255 to service a variety of peripheral devices with a simple software maintenance rou-

The modes for Port A and Port B can be separately defined, while Port C is divided into two portions as required by the Port A and Port B definitions. All of the output registers, including the status flip-flops, will be reset whenever the mode is changed. Modes may be combined so that their functional definition can be "tailored" to almost any I/O structure. For instance; Group B can be programmed in Mode 0 to monitor simple switch closings or display computational results, Group A could be programmed in Mode 1 to monitor a keyboard or tape reader on an interrupt-driven basis.



**Basic Mode Definitions and Bus Interface** 




**Mode Definition Format** 

The Mode definitions and possible Mode combinations may seem confusing at first but after a cursory review of the complete device operation a simple, logical I/O approach will surface. The design of the 8255 has taken into account things such as efficient PC board layout, control signal definition vs PC layout and complete functional flexibility to support almost any peripheral device with no external logic. Such design represents the maximum use of the available pins.

#### Single Bit Set/Reset Feature

Any of the eight bits of Port C can be Set or Reset using a single OUTput instruction. This feature reduces software requirements in Control-based applications.



Bit Set/Reset Format

When Port C is being used as status/control for Port A or B, these bits can be set or reset by using the Bit Set/Reset operation just as if they were data output ports.

#### **Interrupt Control Functions**

When the 8255 is programmed to operate in Mode 1 or Mode 2, control signals are provided that can be used as interrupt request inputs to the CPU. The interrupt request signals, generated from Port C, can be inhibited or enabled by setting or resetting the associated INTE flip-flop, using the Bit set/reset function of Port C.

This function allows the Programmer to disallow or allow a specific I/O device to interrupt the CPU without effecting any other device in the interrupt structure.

INTE flip-flop definition:

(BIT-SET) — INTE is SET — Interrupt enable (BIT-RESET) — INTE is RESET — Interrupt disable

Note: All Mask flip-flops are automatically reset during mode selection and device Reset.


#### **Operating Modes**

#### Mode 0 (Basic Input/Output)

This functional configuration provides simple Input and Output operations for each of the three ports. No "handshaking" is required, data is simply written to or read from a specified port.

#### Mode 0 Basic Functional Definitions:


- Two 8-bit ports and two 4-bit ports.
- Any port can be input or output.
- Outputs are latched.
- Inputs are not latched.
- 16 different Input/Output configurations are possible in this Mode.





# MODE 0 PORT DEFINITION CHART

	A	1	В	GRO	UP A		GRO	UP B
D <sub>4</sub>	D <sub>3</sub>	D <sub>1</sub>	D <sub>0</sub>	PORT A	PORT C (UPPER)	#	PORT B	PORT C
0	0	0	0	OUTPUT	OUTPUT	0	OUTPUT	OUTPUT
0	0	0	1	OUTPUT	OUTPUT	1	OUTPUT	INPUT
0	0	1	0	OUTPUT	OUTPUT	2	INPUT	OUTPUT
0	0	1	1	OUTPUT	OUTPUT	3	INPUT	INPUT
0	1	0	0	OUTPUT	INPUT	4	OUTPUT	OUTPUT
0	1	0	1	OUTPUT	INPUT	5	OUTPUT	INPUT
0	1	1	0	OUTPUT	INPUT	6	INPUT	OUTPUT
0	1 .	1	1	OUTPUT	INPUT	7	INPUT	INPUT
1	0	0	0	INPUT	OUTPUT	8	OUTPUT	OUTPUT
1	0	0	1	INPUT	OUTPUT	9	OUTPUT	INPUT
1	0	1	0	INPUT	OUTPUT	10	INPUT	OUTPUT
1	0	1	1	INPUT	OUTPUT	11	INPUT	INPUT
1	1	0	0	INPUT	INPUT	12	OUTPUT	OUTPUT
1	1	0.	1	INPUT	INPUT	13	OUTPUT	INPUT
1	1	1	0	INPUT	INPUT	14	INPUT	OUTPUT
1	1	1	1	INPUT	INPUT	15	INPUT	INPUT

# MODE 0 CONFIGURATIONS







#### **Operating Modes**

#### Mode 1 (Strobed Input/Output)

This functional configuration provides a means for transferring I/O data to or from a specified port in conjunction with strobes or "handshaking" signals. In Mode 1, Port A and Port B use the lines on Port C to generate or accept these "handshaking" signals.

# **Mode 1 Basic Functional Definitions:**

- Two Groups (Group A and Group B)
- Each group contains one 8-bit data port and one 4-bit control/data port.
- The 8-bit data port can be either input or output.
   Both inputs and outputs are latched.
- The 4-bit port is used for control and status of the 8-bit data port.

#### **Input Control Signal Definition**

#### STB (Strobe Input)

A "low" on this input loads data into the input latch.


#### IBF (Input Buffer Full F/F)

A "high" on this output indicates that the data has been loaded into the input latch; in essence, an acknowledgement IBF is set by the falling edge of the STB input and is reset by the rising edge of the RD input.

#### **INTR** (Interrupt Request)


A "high" on this output can be used to interrupt the CPU when an input device is requesting service. INTR is set by the rising edge of STB if IBF is a "one" and INTE is a "one". It is reset by the falling edge of RD. This procedure allows an input device to request service from the CPU by simply strobing its data into the port.

INTE A
Controlled by bit set/reset of PC<sub>4</sub>.
INTE B
Controlled by bit set/reset of PC<sub>2</sub>.



Mode 1 Input

MODE 1 (STROBED INPUT)
BASIC TIMING



. . .

**Basic Timing Input** 

#### **Output Control Signal Definition**

# OBF (Output Buffer Full F/F)

The  $\overline{OBF}$  output will go "low" to indicate that the CPU has written data out to the specified port. The OBF F/F will be set by the rising edge of the WR input and reset by the falling edge of the  $\overline{ACK}$  input signal.

#### ACK (Acknowledge Input)

A "low" on this input informs the 8255 that the data from Port A or Port B has been accepted. In essence, a response from the peripheral device indicating that it has received the data output by the CPU.

#### **INTR** (Interrupt Request)


A "high" on this output can be used to interrupt the CPU when an output device has accepted data transmitted by the CPU. INTR is set by the rising edge of  $\overline{ACK}$  if  $\overline{OBF}$  is a "one" and INTE is a "one". It is reset by the falling edge of  $\overline{WR}$ .

INTE A


Controlled by bit set/reset of PC6.

INTE B

Controlled by bit set/reset of PC2.





Mode 1 Output



#### Combinations of Mode 1

Port A and Port B can be individually defined as input or output in Mode 1 to support a wide variety of strobed I/O applications.





# **Operating Modes**

# Mode 2 (Strobed Bi-Directional Bus I/O)

This functional configuration provides a means for communicating with a peripheral device or structure on a single 8-bit bus for both transmitting and receiving data (bi-directional bus I/O). "Handshaking" signals are provided to maintain proper bus flow discipline in a similar manner to Mode 1. Interrupt generation and enable/disable functions are also available.

Mode 2 Basic Functional Definitions:

- Used in Group A only.
- One 8-bit, bi-directional bus Port (Port A) and a 5-bit control Port (Port C).
- Both inputs and outputs are latched.
- The 5-bit control port (Port C) is used for control and status for the 8-bit, bi-directional bus port (Port A)

# Bi-Directional Bus I/O Control Signal Definition INTR (Interrupt Request)

A high on this output can be used to interrupt the CPU for both input or output operations.

#### **Output Operations**

#### OBF (Output Buffer Full)

The  $\overline{OBF}$  output will go "low" to Indicate that the CPU has written data out to Port A.

#### ACK (Acknowledge)

A "low" on this input enables the tri-state output buffer of Port A to send out the data. Otherwise, the output buffer will be in the high-impedance state.

# INTE 1 (The INTE Flip-Flop associated with OBF)

Controlled by bit set/reset of PC6.

#### Input Operations

#### STB (Strobe Input)


A "low" on this input loads data into the input latch.

#### IBF (Input Buffer Full F/F)

A "high" on this output indicates that data has been loaded into the input latch,


# INTE 2 (The INTE Flip-Flop associated with IBF)

Controlled by bit set/reset of PC4.



Mode 2 Control Word

Mode 2



# MODE 2 AND MODE 0 (INPUT)

CONTROL WORD

D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub>

1 - 1 NPUT

0 - OUTPUT

PA, PA<sub>0</sub>

PC,

OBF<sub>A</sub>

ACK<sub>A</sub>

FC


STB<sub>A</sub>

PC<sub>20</sub>


1 - 1 NPUT

0 - OUTPUT


#### MODE 2 AND MODE 0 (OUTPUT)



# MODE 2 AND MODE 1 (OUTPUT)



# MODE 2 AND MODE 1 (INPUT)





# **Series 54/74**

### DM54155/DM74155(SN54155/SN74155) DM54156/DM74156(SN54156/SN74156) dual 2:4 demultiplexers

#### general description


The DM54155/DM74155 and DM54156/DM74156 are monolithic transistor-transistor-logic (TTL) circuits featuring dual 1 line-to-4-line demultiplexers with individual strobes and common binary-address inputs in a single 16-pin package. When both sections are enabled by the strobes, the common binary-address inputs sequentially select and route associated input data to the appropriate output of each section. The individual strobes permit activating or inhibiting each of the 4-bit sections as desired. Data applied to input 1C is inverted at its outputs and data applied at 2C is not inverted through its outputs. The inverter following the 1C data input permits use as a 3-to-8 line decoder or 1-to-8-line demultiplexer without external gating. See the truth tables for more details.


The DM54155/DM74155 has normal TTL "totempole" outputs. The DM54156/DM74156 has open collector outputs, but is otherwise identical to the DM54155/DM74155.

#### features

- 125 mW typical power dissipation
- 17 ns typical propagation delay for the DM54155/DM74155, 18 ns for the DM54156/ DM74156
- Pin compatible with SN54155/SN74155 and SN54156/SN74156

#### logic and connection diagrams





#### truth tables

2-LINE-TO-4-LINE DECODER OR 1-LINE-TO-4-LINE DEMULTIPLEXER

		INPUTS	OUTPUTS				
SELECT		STROBE	DATA			-	
В	A	1G	1C	140	171	1Y2	1Y3
×	X	н	X	н	н	н	н
L	L	L	H	L	H	H	н
L	н	L	н	н	L	н	н
н	L	L	н	н	н	L	н
H	н	L	н	н	н	н	. L
×	×	x	L	н	H	H	н

		INPUTS	OUTPUTS					
SELECT B A		STROBE	DATA		- Anna Carrier			
		2G	2C	2Y0	2Y1	2Y2	2Y3	
X	X	н	х	н	н	н	н	
L	L	L	L	L	H	н	н	
L	н	L	L	н	L	H	н	
H	L	L	L	н	H	L	H	
H	н	L	L	н	H	H	L	
X	×	- x	н	H	H	H	H	

3-LINE-TO-8-LINE DECODER TO 1-LINE-TO-8-LINE DEMULTIPLEXER

		INPL	JTS	OUTPUTS							
SELECT		т	STROBE OR DATA	(0)	(1)	(2)	(3)	(4)	(5)	(6)	(7)
C <sup>†</sup>	В	A	G‡	2Y0	2Y1	2Y2	2Y3	1Y0	111	1Y2	1Y3
X	X	X	н	н	н	н	н	н	н	н	н
L	L	L	L	L	H	н	H	н	н	H	н
L	L	н	L	н	L	н	H	н	H	H	н
L	H	L	L	н	н	L	н	H	H	H	H
L	н	H	L	H	н	н	L	H	н	H	H
H	L	L	L	н	н	H	н	L	н	н	H
H	L	н	L	н	H	н	н	H	L	н	н
H	н	L	L	н	н	н	н	H	H	L	н
н	н	н	L	н	н	н	н	H	H	н	L

†C = inputs 1C and 2C connected together ‡G = inputs 1G and 2G connected together



# **Series 54/74**

# DM5404/DM7404(SN5404/SN7404) hex inverter

# general description

The DM5404/DM7404 is a hex inverter utilizing TTL to achieve high speed at nominal power dissipation. It is totally compatible with other Series 54/74 devices.

#### features

- Input clamping diodes
- Typical Noise Immunity

■ Guaranteed Noise Immunity

400 mV

Allowable Power Supply Variation

4.5V to 5.5V DM5404

DM7404

4.75V to 5.25V

Average Propagation

12 ns (with 50 pF)


Delay

Fan-out

Average Power Dissipation 10 mW per gate


# schematic and connection diagrams


# DM5404/DM7404




DM5404/DM7404

Dual-In-Line Package





ภาคผนวก ง วงจรระบบควบคุมชื่อมูล



# ประวัติผู้เขียน

นายเมชี ศรีสังวาล เกิดวันที่ 15 พฤศจิกายน พ.ศ. 2492 ที่จังหวัดนครปฐม สำเร็จการศึกษาปริญญาครุศาสตร์อุตสาหกรรมบัณฑิต สาขาวิชาไฟฟ้า-อีเล็คโทรนิคส์ จาก วิทยาลัยเทคโนโลยี่และอาชีวศึกษา ปีการศึกษา 2519 ปัจจุบันรับราชการ เป็นอาจารย์ ภาควิชาวิศวกรรมคอมพิวเตอร์ คณะวิศวกรรมศาสตร์ จุฬาลงกรณ์มหาวิทยาลัย

