

เอกสารอ้างอิง

1. Grove, A.S. Physics and Technology of Semiconductor Devices. New York : John Wiley & Sons, Inc., 1967.
2. Ali Omar, M. Elementary Solid State Physics Massachusetts : Addison-Wesley Publishing Co., 1975.
3. Dearnaley, G. and Nothrop, D.C. Semiconductor Counters for Nuclear Radiations. New York : John Wiley & Sons, Inc., 1963.
4. William Price, J. Nuclear Radiation Detection. New York : McGraw-Hill, Inc., 1964.
5. Knoll, G.F. : Radiation Detection and Measurment. New York : John Wiley & Sons, Inc., 1979.
6. Leaderer, C.M.; Hollander, J.M.; and Perlman, I. Table of Isotopes. New York : John Wiley & Sons, 1967.
7. Lancaster, D. : CMOS Cookbook. Indiana : Haward W.Sam & Co., 1977.
8. Alpha Nuclear. "Alpha Meter an Integrating Radon Meter". Canada.
9. โครงการวิจัย เลขที่ 49-MRD-2522 เรื่อง "ตัววัดรังสีแบบซีดทึ่แบเรียร์"
โดย สมศักดิ์ ัญญาแก้ว ของสถาบันวิจัยและพัฒนาของ คณะวิศวกรรมศาสตร์
จุฬาลงกรณ์มหาวิทยาลัย ปี 2526
10. สุวิทย์ ปุณณชัยยะ "การพัฒนาเครื่องนับรังสีขนาดเบา" วิทยานิพนธ์ปริญญาโทบัณฑิต ภาควิชา
นิวเคลียร์เทคโนโลยี บัณฑิตวิทยาลัย จุฬาลงกรณ์มหาวิทยาลัย ปี 2525
11. นเรศร์ จันทน์ขาว "ศึกษาการสำรวจยูเรเนียมโดยวิธีแทรค-เอทซ์" วิทยานิพนธ์ปริญญาโทบัณฑิต
ภาควิชา นิวเคลียร์เทคโนโลยี บัณฑิตวิทยาลัย จุฬาลงกรณ์มหาวิทยาลัย ปี 2522

ภาคผนวก ก

ข้อมูลวงจรรวม

LF155, LF155A, LF255, LF355, LF355A
LOW SUPPLY CURRENT
LF156, LF156A, LF256, LF356, LF356A WIDE BAND
LF157, LF157A, LF257, LF357, LF357A WIDE BAND
UNCOMPENSATED ($A_{V_{MIN}}=5$)

LF155
LF156
LF157

COMMON FEATURES

(LF155A, LF156A, LF157A)

- Low input bias current ≤ 0 pA
- Low Input Offset Current 3 pA
- High input impedance $10^{12} \Omega$
- Low input offset voltage 1 mV
- Low input offset voltage temperature drift $3 \mu V/^{\circ}C$
- Low input noise current $0.01 \text{ pA}/\sqrt{\text{Hz}}$
- High common-mode rejection ratio 100 dB
- Large dc voltage gain 106 dB

UNCOMMON FEATURES

LF155A LF156A LF157A ($A_V=5$) UNITS

- Extremely fast settling time to 0.01%

4	1.5	1.5	μs
---	-----	-----	---------
- Fast slew rate

5	12	50	$V/\mu s$
---	----	----	-----------
- Wide gain bandwidth

2.5	5	20	MHz
-----	---	----	-----
- Low input noise voltage

20	12	12	$nV/\sqrt{\text{Hz}}$
----	----	----	-----------------------

APPLICATIONS

- Precision high speed integrators
- Fast D/A and A/D converters
- High impedance buffers
- Wideband, low noise, low drift amplifiers
- Logarithmic amplifiers
- Photocell amplifiers
- Sample and Hold circuits


GENERAL DESCRIPTION

These monolithic JFET input operational amplifiers incorporate well matched, high voltage JFETs on the same chip with standard bipolar transistors (BIFET Technology). These amplifiers feature low input bias and offset currents, low offset voltage and offset voltage drift, coupled with offset adjust which does not degrade drift or common-mode rejection. The devices are also designed for high slew rate, wide bandwidth, extremely fast settling time, low voltage and current noise and a low 1/f noise corner.

ADVANTAGES

- Replace expensive hybrid and module FET op amps
- Rugged JFETs allow blow-out free handling compared with MOSFET input devices
- Excellent for low noise applications using either high or low source impedance—very low 1/f corner
- Offset adjust does not degrade drift or common-mode rejection as in most monolithic amplifiers
- New output stage allows use of large capacitive loads (10,000 pF) without stability problems
- Internal compensation and large differential input voltage capability

SIMPLIFIED SCHEMATIC



ABSOLUTE MAXIMUM RATINGS

	LF155A/6A/7A	LF355A/6A/7A	LF155/6/7	LF255/6/7	LF355/6/7
Supply Voltage	±22V	±22V	±22V	±22V	±18V
Power Dissipation TO-99 (H package) (Note 1)	670 mW	500 mW	670 mW	570 mW	500 mW
Operating Temperature Range	-55°C to +125°C	0°C to +70°C	-55°C to +125°C	-25°C to +85°C	0°C to +70°C
T _J (MAX)	150°C	100°C	150°C	110°C	100°C
Differential Input Voltage	±40V	±40V	±40V	±40V	±30V
Input Voltage Range (Note 2)	±20V	±20V	±20V	±20V	±16V
Output Short Circuit Duration	Continuous	Continuous	Continuous	Continuous	Continuous
Storage Temperature Range	-65°C to +150°C	-65°C to +150°C	-65°C to +150°C	-65°C to +150°C	-65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	300°C	300°C	300°C	300°C	300°C

DC ELECTRICAL CHARACTERISTICS (Note 3)

SYMBOL	PARAMETER	CONDITIONS	LF155A/6A/7A			LF355A/6A/7A			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{OS}	Input Offset Voltage	R _S = 50Ω, T _A = 25°C Over Temperature		1	2		1	2	mV
ΔV _{OS} /ΔT	Average TC of Input Offset Voltage	R _S = 50Ω		3	2.5		3	2.3	mV
ΔTC/ΔV _{OS}	Change in Average TC with V _{OS} Adjust	R _S = 50Ω, (Note 4)		0.5			0.5		μV/°C per mV
I _{OS}	Input Offset Current	T _J = 25°C, (Notes 3,5) T _J ≤ T _{HIGH}		3	10		3	10	pA
I _B	Input Bias Current	T _J = 25°C, (Notes 3,5) T _J ≤ T _{HIGH}		30	50		30	50	pA
R _{IN}	Input Resistance	T _J = 25°C		10 ¹²			10 ¹²		Ω
AV _{OL}	Large Signal Voltage Gain	V _S = ±15V, T _A = 25°C Over Temperature	50	200		50	200		V/mV
V _O	Output Voltage Swing	V _S = ±15V, R _L = 10k	±12	±13		±12	±13		V
V _{CM}	Input Common-Mode Voltage Range	V _S = ±15V	±11	+15.1 -12		±11	+15.1 -12		V
CMRR	Common-Mode Rejection Ratio		85	100		85	100		dB
PSRR	Supply Voltage Rejection Ratio	(Note 6)	85	100		85	100		dB

AC ELECTRICAL CHARACTERISTICS T_A = 25°C, V_S = ±15V

SYMBOL	PARAMETER	CONDITIONS	LF155A/355A			LF156A/356A			LF157A/357A			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
SR	Slew Rate	LF155A/6A A _V = 1, LF157A A _V = 5	3	5		10	12		40	50		V/μs
GBW	Gain-Bandwidth Product			2.5		4	4.5		15	20		MHz
t _s	Settling Time to 0.01%	(Note 7)		4			1.5			1.5		μs
e _n	Equivalent Input Noise Voltage	R _S = 100Ω f = 100 Hz f = 1000 Hz		25 20			15 12			15 12		nV/√Hz nV/√Hz
i _n	Equivalent Input Noise Current	f = 100 Hz f = 1000 Hz		0.01 0.01			0.01 0.01			0.01 0.01		pA/√Hz pA/√Hz
C _{IN}	Input Capacitance			3			3			3		pF

DC ELECTRICAL CHARACTERISTICS (Note 3)

SYMBOL	PARAMETER	CONDITIONS	LF155/6/7			LF255/6/7			LF355/6/7			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V _{OS}	Input Offset Voltage	R _S 50Ω, T _A 25°C Over Temperature		3	5		3	5		3	10	mV
ΔV _{OS} /ΔT	Average TC of Input Offset Voltage	R _S 50Ω		5			5	6.5		5	13	μV/°C
ΔTC/ΔV _{OS}	Change in Average TC with V _{OS} Adjust	R _S 50Ω (Note 4)		0.5			0.5			0.5		μV/°C per mV
I _{OS}	Input Offset Current	T _J 25°C, (Notes 3, 5)		3	20		3	20		3	50	μA
I _B	Input Bias Current	T _J T _{HIGH}			20			1			2	nA
		T _J 25°C, (Notes 3, 5)		30	100		30	100		30	200	μA
		T _J T _{HIGH}			50			5			8	nA
R _{IN}	Input Resistance	T _J 25°C		10 ¹²			10 ¹²			10 ¹²		Ω
A _{VOL}	Large Signal Voltage Gain	V _S ±15V, T _A 25°C V _O ±10V, R _L 2k Over Temperature	50	200		50	200		25	200		V/mV
V _O	Output Voltage Swing	V _S ±15V, R _L 10k	±12	±13		±12	±13		±15		±13	V/mV
V _{CM}	Input Common Mode Voltage Range	V _S ±15V	±11	±15.1		±11	±15.1		±10	±15.1		V
CMRR	Common Mode Rejection Ratio		85	100		85	100		80	100		dB
PSRR	Supply Voltage Rejection Ratio	(Note 6)	85	100		85	100		80	100		dB

DC ELECTRICAL CHARACTERISTICS T_A = 25°C, V_S = ±15V

PARAMETER	LF155A/355A LF155/255		LF355		LF156A/356A LF156/256		LF356		LF157A/357A LF157/257		LF357		UNITS
	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	
Supply Current	2	4	2	4	5	7	5	10	5	7	5	10	mA

AC ELECTRICAL CHARACTERISTICS T_A = 25°C, V_S = ±15V

SYMBOL	PARAMETER	CONDITIONS	LF155/LF255/ LF355	LF156/LF256	LF156/LF256/ LF356	LF157/LF257	LF157/LF257/ LF357	UNITS
			TYP	MIN	TYP	MIN	TYP	
SR	Slew Rate	LF155/6 A _V 1 LF157 A _V 5	5	7.5	12	30	50	V/μs
GBW	Gain Bandwidth Product		2.5		5		20	MHz
t _s	Settling Time to 0.01%	(Note 7)	4		15		1.5	μs
e _n	Equivalent Input Noise Voltage	R _S 100Ω						
		f 100 Hz	25		15		15	nV √Hz
		f 1000 Hz	20		12		12	nV √Hz
i _n	Equivalent Input Current Noise	f 100 Hz	0.01		0.01		0.01	μA √Hz
		f 1000 Hz	0.01		0.01		0.01	μA √Hz
C _{IN}	Input Capacitance		3		3		3	pF




NOTES FOR ELECTRICAL CHARACTERISTICS




- NOTE 1:** The TO-99 package must be derated based on a thermal resistance of 150°C/W junction to ambient or 45°C/W junction to case.
- NOTE 2:** Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.
- NOTE 3:** These specifications apply for $-15V < V_S < +20V$, $-55^{\circ}C < T_A < +125^{\circ}C$ and $T_{HIGH} = +125^{\circ}C$ unless otherwise stated for the LF155A/6A/7A and the LF155/6/7. For the LF255/6/7, these specifications apply for $-15V < V_S < +20V$, $-25^{\circ}C < T_A < +85^{\circ}C$ and $T_{HIGH} = 85^{\circ}C$ unless otherwise stated. For the LF355A/6A/7A, these specifications apply for $-15V < V_S < +20V$, $0^{\circ}C < T_A < +70^{\circ}C$ and $T_{HIGH} = +70^{\circ}C$, and for the LF355/6/7 these specifications apply for $V_S = +15V$ and $0^{\circ}C < T_A < +70^{\circ}C$. V_{OS} , I_B and I_{OS} are measured at $V_{CM} = 0$.
- NOTE 4:** The Temperature Coefficient of the adjusted input offset voltage changes only a small amount (0.5mV/°C typically for each mV of adjustment from its original unadjusted value. Common-mode rejection and open loop voltage gain are also unaffected by offset adjustment.
- NOTE 5:** The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature, T_J . Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, P_d . $T_J = T_A + \theta_{JA} P_d$ where θ_{JA} is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.
- NOTE 6:** Supply Voltage Rejection is measured for both supply magnitudes increasing or decreasing simultaneously, in accordance with common practice.
- NOTE 7:** Settling time is defined here, for a unity gain inverter connection using 2 kΩ resistors for the LF155/6. It is the time required for error voltage (the voltage at the inverting input pin on the amplifier) to settle to within 0.01% of its final value from the time a 10V step input is applied to the inverter. For the LF157, $A_V = -5$, the feedback resistor from output to input is 2 kΩ and the output step is 10V (See Settling Time Test Circuit, page 9).

TYPICAL DC PERFORMANCE CHARACTERISTICS




Curves are for LF155, LF156 and LF157 unless otherwise specified.




TYPICAL DC PERFORMANCE CHARACTERISTICS (CON'T)




TYPICAL AC PERFORMANCE CHARACTERISTICS




LF155 Small Signal Pulse Response, $A_V = +1$




LF156 Small Signal Pulse Response, $A_V = +1$




LF157 Small Signal Pulse Response, $A_V = +5$




LF155 Large Signal Pulse Response, $A_V = +1$















LF156 Large Signal Pulse Response, $A_V = +1$






LF157 Large Signal Pulse Response, $A_V = +5$




TYPICAL AC PERFORMANCE CHARACTERISTICS (CON'T)




TYPICAL AC PERFORMANCE CHARACTERISTICS (CON'T)



DETAILED SCHEMATIC



CONNECTION DIAGRAM



PRECISION VOLTAGE COMPARATORS

111
211
311

FEATURES




- Differential Input Voltage Range – $\pm 30V$
- Input Common Mode Voltage Range – $\pm 14V$
- Operating Power Supplies +5V to $\pm 18V$
- Input Offset Current – 20 nA max
- Input Offset Voltage – 3 mV max
- Output Flexibility – 35V; 50 mA; T²L Compatible
- Strobed Output & Input Offset Adjustable

GENERAL DESCRIPTION

The 111 Series comparators are designed for precision applications where the input and output characteristics of 710 and 106 high speed comparators are not adequate for low level signal detection and high level output drive capability. They are designed to operate from supplies up to $\pm 18V$ and single supplies down to +5V. The output is capable of driving TTL, RTL, DTL as well as MOS and lamps or relays. Input offset voltage balancing and TTL strobe capability are provided. Outputs can be wire OR'ed.


Switching speeds to TTL logic levels are typically 250 ns.

CONNECTION DIAGRAMS*



*Pin connections shown on schematic diagram and typical applications are for TO-5 package.

SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage (V_{DD})	36V
Output to Negative Supply Voltage (V_{7d}) 111, 211	50V
311	40V
Ground to Negative Supply Voltage (V_{1d})	30V
Differential Input Voltage	$\pm 30V$
Input Voltage (Note 1)	$\pm 15V$
Power Dissipation (Note 2)	500 mW
Output Short Circuit Duration	10 sec
Operating Temperature Range 111	-55°C to +125°C
211	-25°C to +85°C
311	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 sec)	300°C

ELECTRICAL CHARACTERISTICS (Note 3)

PARAMETER	CONDITIONS	111/211			311			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Input Offset Voltage (Note 4)	$T_A = 25^\circ C, R_S \leq 50k$		0.7	3.0		2.0	7.5	mV
Input Offset Current (Note 4)	$T_A = 25^\circ C$		4.0	10		6.0	50	nA
Input Bias Current	$T_A = 25^\circ C$		60	100		100	250	nA
Voltage Gain	$T_A = 25^\circ C$		200			200		V/mV
Response Time (Note 5)	$T_A = 25^\circ C$		200			200		ns
Saturation Voltage	$T_A = 25^\circ C$							
	$V_{IN} \leq -5 mV, I_{OUT} = 50 mA$		0.75	1.5				V
Strobe on Current	$V_{IN} < -10 mV, I_{OUT} = 50 mA$					0.75	1.5	V
	$T_A = 25^\circ C$		3.0			3.0		mA
Output Leakage Current (Note 6)	$T_A = 25^\circ C$							
	$V_{IN} \geq 5 mV, V_{OUT} = 35V$		0.2	10				nA
Input Offset Voltage (Note 4)	$V_{IN} \geq 10 mV, V_{OUT} = 35V$					0.2	50	nA
	$R_S \leq 50k$			4.0			10	mV
Input Offset Current (Note 4)				20			70	nA
Input Bias Current				150			300	nA
Input Voltage Range			± 14			± 14		V
Saturation Voltage	$V^+ \geq 4.5V, V^- = 0$							
	$V_{IN} \leq -6 mV, I_{SINK} \leq 8 mA$		0.23	0.4				V
Output Leakage Current (Note 6)	$V_{IN} \leq -10 mV, I_{SINK} \leq 8 mA$					0.23	0.4	V
	$V_{IN} \geq 5 mV, V_{OUT} = 35V$		0.1	0.5				μA
Positive Supply Current	$T_A = 25^\circ C$		5.1	6.0		5.1	7.5	mA
Negative Supply Current	$T_A = 25^\circ C$		4.1	5.0		4.1	5.0	mA

NOTE 1: This rating applies for $\pm 15V$ supplies. The positive input voltage limit is 30V above the negative supply. The negative input voltage limit is equal to the negative supply voltage or 30V below the positive supply, whichever is less.

NOTE 2: The maximum junction temperature of the 111 is 150°C, that of the 211 is 110°C while that of the 311 is 85°C. For operating at elevated temperatures, devices in the TO-5 package must be derated based on a thermal resistance of 150°C/W, junction to ambient, or 45°C/W, junction to case. For the flat package, the derating is based on a thermal resistance of 185°C/W when mounted on a 1/16-inch-thick epoxy glass board with ten, 0.03-inch-wide, 2-ounce copper conductor. The thermal resistance of the dual-in-line package is 100°C/W, junction to ambient.

NOTE 3: These specifications apply for $V_S = \pm 15V$ and over the operating temperature range, unless otherwise stated. The offset voltage, offset current and bias current specifications apply for any supply voltage from a single 5V supply up to $\pm 15V$ supplies.

NOTE 4: The offset voltages and offset currents given are the maximum values required to drive the output within a volt of either supply with a 1 mA load. Thus, these parameters define an error band and take into account the worst case effects of voltage gain and input impedance.

NOTE 5: The response time specified (see definitions) is for a 100 mV input step with 5 mV overdrive.

NOTE 6: This specification applies for Pin 1 @ -15V, Pin 7 @ +20V.



MC14534B


CMOS LSI

(LOW-POWER COMPLEMENTARY MOS)
REAL TIME
5-DECADE COUNTER


REAL TIME 5-DECADE COUNTER

The MC14534B is a complementary MOS circuit composed of five decade ripple counters that have their respective outputs time multiplexed using an internal scanner. Outputs of each counter are selected by the scanner and appear on four BCD pins. The selected decade is indicated by a logic high on the appropriate digit select pin. Both BCD and digit select outputs have three-state controls providing an "open-circuit" when these controls are high and allowing time multiplexing. Cascading may be accomplished by using the carry-out pin. The counters and scanner can be independently reset by applying a high to the counter master reset (MR) and the scanner reset (SR). The MC14534B was specifically designed for application in real time or event counters where continual updating and multiplexed displays are used.

- Four Operating Modes (See truth table)
- Input Error Detection Circuit
- Clock Conditioning Circuits for Slow Transition Inputs
- Counter Sequences on Positive Transition of Clock A
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads, One Low-power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range



L SUFFIX
CERAMIC PACKAGE
CASE 623




P SUFFIX
PLASTIC PACKAGE
CASE 709

ORDERING INFORMATION

MC14XXXB	Suffix	Denotes
	L	Ceramic Package
	P	Plastic Package
	A	Extended Operating Temperature Range
	C	Limited Operating Temperature Range

BLOCK DIAGRAM



MC14534B

MAXIMUM RATINGS (Voltages referenced to V_{SS})

Rating	Symbol	Value	Unit
DC Supply Voltage	V _{DD}	-0.5 to +18	Vdc
Input Voltage, All Inputs	V _{in}	-0.5 to V _{DD} + 0.5	Vdc
DC Current Drain per Pin	I	10	mAdc
Operating Temperature Range	AL Device	-55 to +125	°C
	CL/CP Device	-40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range: V_{SS} + 1V_{in} or V_{out} ≤ V_{DD}. Unused inputs must always be tied to an appropriate logic voltage level (e.g. either V_{SS} or V_{DD}).

ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	V _{DD} Vdc	T _{low} *		25°C			T _{high} *		Unit
			Min	Max	Min	Typ	Max	Min	Max	
Output Voltage V _{in} = V _{DD} or 0 V _{in} = 0 or V _{DD}	"0" Level V _{OL}	5.0	-	0.05	-	0	0.05	-	0.05	Vdc
		10	-	0.05	-	0	0.05	-	0.05	
		15	-	0.05	-	0	0.05	-	0.05	
	"1" Level V _{OH}	5.0	4.95	-	4.95	5.0	-	4.95	-	Vdc
		10	9.95	-	9.95	10	-	9.95	-	
		15	14.95	-	14.95	15	-	14.95	-	
Input Voltage# (V _O = 4.5 or 0.5 Vdc) (V _O = 9.0 or 1.0 Vdc) (V _O = 13.5 or 1.5 Vdc) (V _O = 0.5 or 4.5 Vdc) (V _O = 1.0 or 9.0 Vdc) (V _O = 1.5 or 13.5 Vdc)	"0" Level V _{IL}	5.0	1.0	-	1.0	1.5	-	-	1.0	Vdc
		10	2.0	-	2.0	3.0	-	-	2.0	
		15	3.0	-	3.0	4.5	-	-	3.0	
	"1" Level V _{IH}	5.0	4.0	-	4.0	3.5	-	4.0	-	Vdc
		10	8.0	-	8.0	7.0	-	8.0	-	
		15	12	-	12	11	-	12	-	
Output Drive Current (AL Device) (V _{OH} = 2.5 Vdc) Source (V _{OH} = 4.6 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc) (V _{OL} = 0.4 Vdc) Sink (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)	I _{OH}	5.0	-1.2	-	-1.0	-1.7	-	-0.7	-	mAdc
		10	-0.25	-	-0.2	-0.36	-	-0.14	-	
		15	-0.62	-	-0.5	-0.9	-	-0.35	-	
	I _{OL}	5.0	0.64	-	0.51	0.88	-	0.36	-	mAdc
		10	1.6	-	1.3	2.25	-	0.9	-	
		15	4.2	-	3.4	8.8	-	2.4	-	
Output Drive Current (CL/CP Device) (V _{OH} = 2.5 Vdc) Source (V _{OH} = 4.6 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc) (V _{OL} = 0.4 Vdc) Sink (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)	I _{OH}	5.0	-1.0	-	-0.8	-1.7	-	0.6	-	mAdc
		10	-0.2	-	-0.16	-0.36	-	-0.12	-	
		15	-0.5	-	-0.4	-0.9	-	-0.3	-	
	I _{OL}	5.0	0.52	-	0.44	0.88	-	0.36	-	mAdc
		10	1.3	-	1.1	2.25	-	0.9	-	
		15	3.6	-	3.0	8.8	-	2.4	-	
Output Drive Current - Pins 1 and 22 (AL Device) (V _{OH} = 2.5 Vdc) Source (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc) (V _{OL} = 0.4 Vdc) Sink (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)	I _{OH}	5.0	-0.31	-	-0.25	-0.8	-	0.17	-	mAdc
		10	-0.31	-	-0.25	0.4	-	0.17	-	
		15	-0.9	-	-0.75	-1.6	-	-0.51	-	
	I _{OL}	5.0	0.024	-	0.02	0.03	-	0.014	-	mAdc
		10	0.06	-	0.05	0.09	-	0.035	-	
		15	1.3	-	0.25	1.63	-	0.175	-	
Output Drive Current - Pins 1 and 22 (CL/CP Device) (V _{OH} = 2.5 Vdc) Source (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc) (V _{OL} = 0.4 Vdc) Sink (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)	I _{OH}	5.0	-0.11	-	-0.10	0.8	-	-0.08	-	mAdc
		10	-0.11	-	-0.10	-0.4	-	-0.08	-	
		15	-0.33	-	-0.30	-1.6	-	0.24	-	
	I _{OL}	5.0	0.012	-	0.01	0.02	-	0.008	-	mAdc
		10	0.03	-	0.025	0.05	-	0.02	-	
		15	0.14	-	0.12	1.35	-	0.10	-	
Input Current (AL Device)	I _{in}	15	-	-0.1	-	-0.00001	-0.1	-	-1.0	μAdc
Input Current (CL/CP Device)	I _{in}	15	-	-0.3	-	-0.00001	-0.3	-	-1.0	μAdc
Input Capacitance (V _{in} = 0)	C _{in}					5.0	7.5			pF

*T_{low} = -55°C for AL Device, -40°C for CL/CP Device
 T_{high} = +125°C for AL Device, +85°C for CL/CP Device

#Noise immunity specified for worst case input combination
 Noise Margin for both "1" and "0" level: 1.0 Vdc min @ V_{DC} = 5.0 Vdc
 2.0 Vdc min @ V_{DC} = 10 Vdc
 2.5 Vdc min @ V_{DC} = 15 Vdc

MC14534B

Characteristic	Symbol	VDD Vdc	T _{low} *		25°C			T _{high} *		Unit
			Min	Max	Min	Typ	Max	Min	Max	
Quiescent Current (AL Device) (Per Package)	I _{DD}	5.0	-	5.0	-	0.010	5.0	-	150	μA _{dc}
		10	-	10	-	0.020	10	-	300	
		15	-	20	-	0.030	20	-	600	
Quiescent Current (CL/CP Device) (Per Package)	I _{DD}	5.0	-	50	-	0.010	50	-	375	μA _{dc}
		10	-	100	-	0.020	100	-	750	
		15	-	200	-	0.030	200	-	1500	
Total Supply Current**† (Dynamic plus Quiescent, Per Package) I _{CL} = 50 pF on all outputs, all buffers switching)	I _T	5.0	I _T = (0.5 μA/kHz) f + I _{DD}						Scan Oscillator Frequency = 1 kHz	μA _{dc}
		10	I _T = (1.0 μA/kHz) f + I _{DD}							
		15	I _T = (1.5 μA/kHz) f + I _{DD}							
Three State Leakage Current (AL Device)	I _{TL}	15	-	-0.1	-	-0.00001	-	-0.1	-	μA _{dc}
Three State Leakage Current (CL/CP Device)	I _{TL}	15	-	-1.0	-	-0.00001	-	-1.0	-	μA _{dc}

† To calculate total supply current at loads other than 50 pF
 $I_T(C_L) = I_T(50 \text{ pF}) + 1 \times 10^{-3} (C_L - 50) V_{DD}$ where I_T is in μA (per package), C_L in pF, V_{DD} in Vdc, and f in kHz is input frequency

** The formulas given are for the typical characteristics only at 25°C


SWITCHING CHARACTERISTICS* (C_L = 50 pF, T_A = 25°C)

Characteristic	Symbol	VDD	Min	Typ	Max	Unit
Output Rise Time t _{PLH} = (3.0 ns/pF) C _L + 95 ns t _{PLH} = (1.5 ns/pF) C _L + 78 ns t _{PLH} = (1.1 ns/pF) C _L + 68 ns	t _{PLH}	5.0	-	180	360	ns
		10	-	90	180	
		15	-	65	130	
		15	-	65	130	
Output Fall Time t _{PHL} = (1.5 ns/pF) C _L + 117 ns t _{PHL} = (0.75 ns/pF) C _L + 89 ns t _{PHL} = (0.55 ns/pF) C _L + 67 ns	t _{PHL}	5.0	-	100	200	ns
		10	-	50	100	
		15	-	40	80	
		15	-	40	80	
Propagation Delay Time, Clock to Q t _{PLH} , t _{PHL} = (1.8 ns/pF) C _L + 4.0 μs t _{PLH} , t _{PHL} = (0.8 ns/pF) C _L + 1.5 μs t _{PLH} , t _{PHL} = (0.6 ns/pF) C _L + 1.0 μs Clock to Carry Out t _{PLH} = (1.8 ns/pF) C _L + 3.3 μs t _{PLH} = (0.8 ns/pF) C _L + 1.1 μs t _{PLH} = (0.6 ns/pF) C _L + 0.8 μs Master Reset to Q t _{PHL} = (1.8 ns/pF) C _L + 1.8 μs t _{PHL} = (0.8 ns/pF) C _L + 0.6 μs t _{PHL} = (0.6 ns/pF) C _L + 0.5 μs Master Reset to Error Out t _{PHL} = (1.8 ns/pF) C _L + 0.57 μs t _{PHL} = (0.8 ns/pF) C _L + 0.19 μs t _{PHL} = (0.6 ns/pF) C _L + 0.11 μs Scanner Clock to Q t _{PLH} , t _{PHL} = (1.8 ns/pF) C _L + 1.8 μs t _{PLH} , t _{PHL} = (0.8 ns/pF) C _L + 0.6 μs t _{PLH} , t _{PHL} = (0.6 ns/pF) C _L + 0.5 μs Scanner Clock to Digit Select t _{PLH} , t _{PLH} = (1.8 ns/pF) C _L + 1.5 μs t _{PHL} , t _{PLH} = (0.8 ns/pF) C _L + 0.5 μs t _{PHL} , t _{PLH} = (0.6 ns/pF) C _L + 0.4 μs	t _{PLH} , t _{PHL}	5.0	-	4.0	8.0	μs
		10	-	1.5	3.0	
		15	-	1.0	2.25	
	t _{PLH}	5.0	-	3.3	6.6	μs
		10	-	1.1	2.2	
		15	-	0.8	1.7	
	t _{PHL}	5.0	-	1.8	3.6	μs
		10	-	0.6	1.2	
		15	-	0.5	0.9	
	t _{PHL}	5.0	-	0.6	1.5	μs
		10	-	0.2	.5	
		15	-	0.12	0.38	
t _{PLH} , t _{PHL}	5.0	-	1.8	3.6	μs	
	10	-	0.6	1.2		
	15	-	0.5	0.9		
t _{PLH} , t _{PLH}	5.0	-	1.5	3.0	μs	
	10	-	0.5	1.0		
	15	-	0.4	0.75		
Clock Pulse Frequency, f _{cl}	f _{cl}	5.0	-	1.0	0.5	MHz
		10	-	3.0	1.0	
		15	-	5.0	1.2	
Clock or Scanner Clock Pulse Width, t _{WH}	t _{WH}	5.0	1000	500	-	ns
		10	500	190	-	
		15	375	125	-	
Master Reset Pulse Width, t _{WH(R)}	t _{WH(R)}	5.0	2000	900	-	ns
		10	600	300	-	
		15	450	250	-	

* The formula given is for the typical characteristics only

MC14534B

COUNTER TIMING DIAGRAM




MODE CONTROL TRUTH TABLE

Mode A	Mode B	First Decade Output	Carry to Second Stage	Application
0	0	Normal Count and Display	At 9 to 0 transition of first decade	5 Decade Counter
0	1	Inhibited	Input Clock	Test Mode: Clock directly into stages 1, 2, and 4
1	1	Inhibited	At 4 to 5 transition of first decade	4 decade counter with ± 10 and roundoff at front end
1	0	Counts 3, 4, 5, 6, 7 - 5 Counts 8, 9, 0, 1, 2 - 0	At 7 to 8 transition of first decade	4 decade counter with 1/2 pence capability


MC14534B

SCANNER TIMING DIAGRAM




Note If Mode B = 1, the first decade is inhibited and S1 will not go high, and the cycle will be shortened to four stages.
DS5 is selected automatically when Scanner Reset goes high.

ERROR DETECTION TIMING DIAGRAM



Note Error detector looks for inverted pulse on Clock B. Whenever a positive edge at Clock A is not accompanied by a negative pulse at Clock B (or vice versa) within a time period of the one-shots an error is counted. Three errors result in Error Out to go to a "1". If error detection is not needed, tie Clock B high or low and leave Pins 1 and 22 unconnected.

CLOCK SKEW RANGE



Notes

1. The skew is the time difference between the low-to-high transition of C_A to the high-to-low transition of C_B or vice-versa. Capacitors C₁ - C₂₂ tied from pins 1 and 22 to V_{SS}
2. This graph is accurate for C₁ - C₂₂ ≥ 100 pF
3. When the error detection circuitry is not used, pins 1 and 22 are left open

MC14534B

APPLICATIONS INFORMATION

FIGURE 1 - CASCADE OPERATION





FIGURE 2 - FORCING A DECADE TO THE Q OUTPUTS



Circuit diagrams utilizing Motorola products are included as a means of illustrating typical semiconductor applications; consequently complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of Motorola Inc. or others.



MC14528B

DUAL MONOSTABLE MULTIVIBRATOR


The MC14528B is a dual, retriggerable, resettable monostable multivibrator. It may be triggered from either edge of an input pulse, and will produce an accurate output pulse over a wide range of widths, the duration and accuracy of which are determined by the external timing components, C_x and R_x .

- Separate Reset Available
- Quiescent Current = 5.0 nA/package typical @ 5 Vdc
- Diode Protection on All Inputs
- Triggerable from Leading or Trailing Edge Pulse
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads, One Low-power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range
- See MC14538B Data Sheet for Applications Requiring Precise Control of Output Pulse Width

CMOS MSI

(LOW-POWER COMPLEMENTARY MOS)


DUAL RETRIGGERABLE/RESETTABLE MONOSTABLE MULTIVIBRATOR



L SUFFIX
CERAMIC PACKAGE
CASE 620

P SUFFIX
PLASTIC PACKAGE
CASE 648


ORDERING INFORMATION




MAXIMUM RATINGS (Voltages referenced to V_{SS})

Rating	Symbol	Value	Unit
DC Supply Voltage	V_{DD}	-0.5 to +18	Vdc
Input Voltage, All Inputs	V_{in}	-0.5 to $V_{DD} + 0.5$	Vdc
DC Current Drain per Pin	I	10	mAdc
Operating Temperature Range	AL Device	-55 to +125	$^{\circ}C$
	CL/CP Device	-40 to +85	$^{\circ}C$
Storage Temperature Range	T_{stg}	-65 to +150	$^{\circ}C$

LOGIC DIAGRAM (1/2 of Device Shown)



BLOCK DIAGRAM



MC14528B

ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	V _{DD} Vdc	T _{low} *		25°C			T _{high} *		Unit	
			Min	Max	Min	Typ	Max	Min	Max		
Output Voltage V _{in} = V _{DD} or 0 "0" Level	V _{OL}	5.0	—	0.05	—	0	—	0.05	—	0.05	Vdc
		10	—	0.05	—	0	—	0.05	—	0.05	
15		—	0.05	—	0	—	0.05	—	0.05		
V _{in} = 0 or V _{DD} "1" Level	V _{OH}	5.0	4.95	—	4.95	5.0	—	4.95	—	—	Vdc
		10	9.95	—	9.95	10	—	9.95	—	—	
		15	14.95	—	14.95	15	—	14.95	—	—	
Input Voltage [#] (V _O = 4.5 or 0.5 Vdc) (V _O = 9.0 or 1.0 Vdc) (V _O = 13.5 or 1.5 Vdc) "0" Level	V _{IL}	5.0	—	1.5	—	2.25	1.5	—	1.5	Vdc	
		10	—	3.0	—	4.50	3.0	—	3.0		
15		—	4.0	—	6.75	4.0	—	4.0			
(V _O = 0.5 or 4.5 Vdc) (V _O = 1.0 or 9.0 Vdc) (V _O = 1.5 or 13.5 Vdc) "1" Level	V _{IH}	5.0	3.5	—	3.5	2.75	—	3.5	—	Vdc	
		10	7.0	—	7.0	5.50	—	7.0	—		
		15	11.0	—	11.0	8.25	—	11.0	—		
Output Drive Current (AL Device) (V _{OH} = 2.5 Vdc) (V _{OH} = 4.6 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc) Source	I _{OH}	5.0	-1.2	—	-1.0	-1.7	—	-0.7	—	mA _{dc}	
		10	-0.25	—	-0.2	-0.36	—	-0.14	—		
(V _{OL} = 0.4 Vdc) (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc) Sink	I _{OL}	5.0	0.64	—	0.51	0.88	—	0.36	—	mA _{dc}	
		10	1.6	—	1.3	2.25	—	0.9	—		
		15	4.2	—	3.4	8.8	—	2.4	—		
Output Drive Current (CL/CP Device) (V _{OH} = 2.5 Vdc) (V _{OH} = 4.6 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc) Source	I _{OH}	5.0	-1.0	—	-0.8	-1.7	—	-0.6	—	mA _{dc}	
		10	-0.2	—	-0.16	-0.36	—	-0.12	—		
(V _{OL} = 0.4 Vdc) (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc) Sink	I _{OL}	5.0	0.52	—	0.44	0.88	—	0.36	—	mA _{dc}	
		10	1.3	—	1.1	2.25	—	0.9	—		
		15	3.6	—	3.0	8.8	—	2.4	—		
Input Current (AL Device)	I _{in}	15	—	±0.1	—	±0.00001	±0.1	—	±1.0	μA _{dc}	
Input Current (CL/CP Device)	I _{in}	15	—	±0.3	—	±0.00001	±0.3	—	±1.0	μA _{dc}	
Input Capacitance (V _{in} = 0)	C _{in}	—	—	—	—	5.0	7.5	—	—	pF	
Quiescent Current (AL Device) (Per Package)	I _{DD}	5.0	—	5.0	—	0.005	5.0	—	150	μA _{dc}	
		10	—	10	—	0.010	10	—	300		
		15	—	20	—	0.015	20	—	600		
Quiescent Current (CL/CP Device) (Per Package)	I _{DD}	5.0	—	20	—	0.005	20	—	150	μA _{dc}	
		10	—	40	—	0.010	40	—	300		
		15	—	80	—	0.015	80	—	600		
** Total Supply Current at an external load Capacitance (C _L) and at external timing capacitance (C _X). use the formula —	I _T	—	—	$I_T(C_L, C_X) = [(C_L + 0.36C_X)V_{DD}f + 2 \times 10^{-8} R_X C_X (V_{DD} - 2)^2 f] \times 10^{-3}$ where I _T in μA (per circuit), C _L and C _X in pF, R _X in megohms, V _{DD} in Vdc, f in kHz is input frequency.							

*T_{low} = -55°C for AL Device, -40°C for CL/CP DeviceT_{high} = +125°C for AL Device, +85°C for CL/CP Device.

#Noise immunity specified for worst-case input combination

Noise Margin for both "1" and "0" level: 1.0 Vdc min @ V_{DD} = 5.0 Vdc2.0 Vdc min @ V_{DD} = 10 Vdc2.5 Vdc min @ V_{DD} = 15 Vdc

** The formulas given are for the typical characteristics only at 25°C



MC14528B

SWITCHING CHARACTERISTICS** (C_L = 50 pF, T_A = 25°C)

Characteristic	Symbol	C _X pF	R _X kΩ	V _{DD} Vdc	Min	Typ	Max	Unit
Output Rise Time t _{TLH} = (3.0 ns/pF) C _L + 30 ns t _{TLH} = (1.5 ns/pF) C _L + 15 ns t _{TLH} = (1.1 ns/pF) C _L + 10 ns	t _{TLH}	—	—	5.0 10 15	— — —	180 90 65	360 180 130	ns
Output Fall Time t _{THL} = (1.5 ns/pF) C _L + 25 ns t _{THL} = (0.75 ns/pF) C _L + 12.5 ns t _{THL} = (0.55 ns/pF) C _L + 9.5 ns	t _{THL}	—	—	5.0 10 15	— — —	100 50 40	200 100 80	ns
Turn-Off, Turn-On Delay Time – A or B to Q or Q̄ t _{PLH} , t _{PHL} = (1.7 ns/pF) C _L + 240 ns t _{PLH} , t _{PHL} = (0.66 ns/pF) C _L + 87 ns t _{PLH} , t _{PHL} = (0.5 ns/pF) C _L + 65 ns	t _{PLH} , t _{PHL}	15	5.0	5.0 10 15	— — —	325 120 90	650 240 180	ns
Turn-Off, Turn-On Delay Time – A or B to Q or Q̄ t _{PLH} , t _{PHL} = (1.7 ns/pF) C _L + 620 ns t _{PLH} , t _{PHL} = (0.66 ns/pF) C _L + 257 ns t _{PLH} , t _{PHL} = (0.5 ns/pF) C _L + 185 ns	t _{PLH} , t _{PHL}	1000	10	5.0 10 15	— — —	705 290 210	— — —	ns
Minimum Input Pulse Width – A or B	t _{WH}	15	5.0	5.0 10 15	— — —	70 30 30	150 75 55	ns
	t _{WL}	1000	10	5.0 10 15	— — —	70 30 30	— — —	ns
Output Pulse Width – Q or Q̄ (For C _X < 0.01 μF use graph for appropriate V _{DD} level.)	t _W	15	5.0	5.0 10 15	— — —	550 350 300	— — —	ns
Output Pulse Width – Q or Q̄ (For C _X > 0.01 μF use formula: t _W = 0.2 R _X C _X Ln (V _{DD} – V _{SS}) †	t _W	10,000	10	5.0 10 15	— — —	30 50 55	±15 ±40 ±40	μs
Pulse Width Match between Circuits in the same package	t ₁ - t ₂	10,000	10	5.0 10 15	— — —	6.0 8.0 8.0	25 35 35	%
Reset Propagation Delay – C _D to Q or Q̄	t _{PLH} , t _{PHL}	15	5.0	5.0 10 15	— — —	325 90 60	600 225 170	ns
	t _{PLH} , t _{PHL}	1000	10	5.0 10 15	— — —	1000 300 250	— — —	ns
Minimum Retrigger Time	t _{rr}	15	5.0	5.0 10 15	— — —	0 0 0	— — —	ns
	t _{rr}	1000	10	5.0 10 15	— — —	0 0 0	— — —	ns
External Timing Resistance	R _X	—	—	—	5.0	1000	1000	kΩ
External Timing Capacitance	C _X	—	—	—	No Limits		—	μF

** The formula given is for the typical characteristics only.

† R_X is in Ohms, C_X is in farads, V_{DD} and V_{SS} in volts, PW_{out} in seconds.



BCD-TO-SEVEN SEGMENT LATCH/DECODER/DRIVER

The MC14511B BCD-to-seven segment latch/decoder/driver is constructed with complementary MOS (CMOS) enhancement mode devices and NPN bipolar output drivers in a single monolithic structure. The circuit provides the functions of a 4-bit storage latch, an 8421 BCD-to-seven segment decoder, and an output drive capability. Lamp test (LT), blanking (BI), and latch enable (LE) inputs are used to test the display, to turn-off or pulse modulate the brightness of the display, and to store a BCD code, respectively. It can be used with seven-segment light emitting diodes (LED), incandescent, fluorescent, gas discharge, or liquid crystal readouts either directly or indirectly.

Applications include instrument (e.g., counter, DVM, etc.) display driver, computer/calculator display driver, cockpit display driver, and various clock, watch, and timer uses.

- Quiescent Current = 5.0 nA/package typical @ 5 Vdc
- Low Logic Circuit Power Dissipation
- High-Current Sourcing Outputs (Up to 25 mA)
- Latch Storage of Code
- Blanking Input
- Lamp Test Provision
- Readout Blanking on all Illegal Input Combinations
- Lamp Intensity Modulation Capability
- Time Share (Multiplexing) Facility
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads, One Low-power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range

MAXIMUM RATINGS (Voltages referenced to V_{SS}).

Rating	Symbol	Value	Unit
DC Supply Voltage	V_{DD}	-0.5 to +18	Vdc
Input Voltage, All Inputs	V_{in}	-0.5 to $V_{DD} + 0.5$	Vdc
DC Current Drain per Input Pin	I	10	mAdc
Operating Temperature Range - AL Device CL/CP Device	T_A	-55 to +125 -40 to +85	°C
Storage Temperature Range	T_{stg}	-65 to +150	
Maximum Output Drive Current (Source) per Output	I_{OHmax}	25	mA
Maximum Continuous Output Power (Source) per Output †	P_{OHmax}	50	mW

† $P_{OHmax} = I_{OH} (V_{DD} - V_{OH})$

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. A destructive high current mode may occur if V_{in} and V_{out} is not constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$.

Due to the sourcing capability of this circuit, damage can occur to the device if V_{DD} is applied, and the outputs are shorted to V_{SS} and are at a logical 1 (See Maximum Ratings).


Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).

MC14511B

CMOS MSI

(LOW-POWER COMPLEMENTARY MOS)



BCD-TO-SEVEN SEGMENT LATCH/DECODER/DRIVER



L SUFFIX
CERAMIC PACKAGE
CASE 620

P SUFFIX
PLASTIC PACKAGE
CASE 648

ORDERING INFORMATION



TRUTH TABLE

INPUTS							OUTPUTS							
LE	BI	LT	D	C	B	A	a	b	c	d	e	f	g	DISPLAY
X	X	0	X	X	X	X	1	1	1	1	1	1	1	8
X	0	1	X	X	X	X	0	0	0	0	0	0	0	Blank
0	1	1	0	0	0	0	1	1	1	1	1	1	0	0
0	1	1	0	0	0	1	0	1	1	0	0	0	0	1
0	1	1	0	0	1	0	1	0	1	1	0	0	0	2
0	1	1	0	1	0	0	1	1	1	1	0	0	0	3
0	1	1	0	1	0	1	0	1	0	0	1	1	0	4
0	1	1	0	1	1	0	1	0	1	1	0	1	1	5
0	1	1	0	1	1	1	0	0	1	1	1	1	1	6
0	1	1	1	0	1	1	1	1	1	0	0	0	0	7
0	1	1	1	0	0	0	1	1	1	1	1	1	1	8
0	1	1	1	0	0	1	1	1	0	0	1	1	1	9
0	1	1	1	0	1	0	0	0	0	0	0	0	0	Blank
0	1	1	1	1	0	1	0	0	0	0	0	0	0	Blank
0	1	1	1	1	1	0	0	0	0	0	0	0	0	Blank
0	1	1	1	1	1	1	0	0	0	0	0	0	0	Blank
1	1	1	X	X	X	X	-	-	-	-	-	-	-	-

X - Don't Care
*Depends upon the BCD code previously applied when LE = 0



MC14518B MC14520B

DUAL UP COUNTERS

The MC14518B dual BCD counter and the MC14520B dual binary counter are constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. Each consists of two identical, independent, internally synchronous 4-stage counters. The counter stages are type D flip-flops, with interchangeable Clock and Enable lines for incrementing on either the positive-going or negative-going transition as required when cascading multiple stages. Each counter can be cleared by applying a high level on the Reset line. In addition, the MC14518B will count out of all undefined states within two clock periods. These complementary MOS up counters find primary use in multi-stage synchronous or ripple counting applications requiring low power dissipation and/or high noise immunity.

- Quiescent Current = 5.0 nA/package typical @ 5 Vdc
- Noise Immunity = 45% of V_{DD} typical
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Low Input Capacitance = 5.0 pF typical
- Internally Synchronous for High Internal and External Speeds
- Logic Edge-Clocked Design — Incremented on Positive Transition of Clock or Negative Transition on Enable
- 6.0 MHz Counting Rate
- Capable of Driving Two Low-power TTL Loads, One Low-power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range

MAXIMUM RATINGS (Voltages referenced to V_{SS})

Rating	Symbol	Value	Unit
DC Supply Voltage	V _{DD}	-0.5 to +18	Vdc
Input Voltage, All Inputs	V _{in}	-0.5 to V _{DD} + 0.5	Vdc
DC Current Drain per Pin	I	10	mAdc
Operating Temperature Range — AL Device	T _A	-55 to +125	°C
		-40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C

TRUTH TABLE


CLOCK	ENABLE	RESET	ACTION
	1	0	Increment Counter
0		0	Increment Counter
	X	0	No Change
X		0	No Change
	0	0	No Change
1		0	No Change
X	X	1	Q0 thru Q3 = 0

X = Don't Care


CMOS MSI

(LOW-POWER COMPLEMENTARY MOS)


**DUAL BCD UP COUNTER
(MC14518B)
DUAL BINARY UP COUNTER
(MC14520B)**



ORDERING INFORMATION



BLOCK DIAGRAM



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range V_{SS} ~ (V_{in} or V_{out}) ~ V_{DD}. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).



MC14013B

DUAL TYPE D FLIP-FLOP

The MC14013B dual type D flip-flop is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. Each flip-flop has independent Data, (D), Direct Set, (S), Direct Reset, (R), and Clock (C) inputs and complementary outputs (Q and \bar{Q}). These devices may be used as shift register elements or as type T flip-flops for counter and toggle applications.

- Static Operation
- Quiescent Current = 2.0 nA/package typical @ 5 Vdc
- Noise Immunity = 45% of V_{DD} typical
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Single Supply Operation
- Toggle Rate = 4 MHz typical @ 5 Vdc
- Logic Edge-Clocked Flip-Flop Design
Logic state is retained indefinitely with clock level either high or low; information is transferred to the output only on the positive-going edge of the clock pulse
- Capable of Driving Two Low-power TTL Loads, One Low-power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range
- Pin-for-Pin Replacement for CD4013B

CMOS SSI

(LOW-POWER COMPLEMENTARY MOS)
DUAL TYPE D FLIP-FLOP

L SUFFIX CERAMIC PACKAGE CASE 632 **P SUFFIX PLASTIC PACKAGE CASE 646**

ORDERING INFORMATION

MC14XXXB Suffix Denotes

- L Ceramic Package
- P Plastic Package
- A Extended Operating Temperature Range
- C Limited Operating Temperature Range


MAXIMUM RATINGS (Voltages referenced to V_{SS})

Rating	Symbol	Value	Unit
DC Supply Voltage	V_{DD}	-0.5 to +18	Vdc
Input Voltage, All Inputs	V_{in}	-0.5 to $V_{DD} + 0.5$	Vdc
DC Current Drain per Pin	I	10	mAdc
Operating Temperature Range	AL Device	-55 to +125	°C
	CL/CP Device	-40 to +85	
Storage Temperature Range	T_{stg}	-65 to +150	°C

TRUTH TABLE

CLOCK ¹	INPUTS			OUTPUTS		No Change
	DATA	RESET	SET	Q	\bar{Q}	
0	0	0	0	0	1	No Change
1	0	0	0	1	0	
X	0	0	0	Q	\bar{Q}	
X	X	1	0	0	1	
X	X	0	1	1	0	
X	X	1	1	1	1	

X - Don't Care
1 - Level Change






B-SUFFIX SERIES CMOS GATES

The B Series logic gates are constructed with P and N channel enhancement mode devices in a single monolithic structure (Complementary MOS). Their primary use is where low power dissipation and/or high noise immunity is desired.

- Quiescent Current = 0.5 nA typ/pkg @ 5 Vdc
- Noise Immunity = 45% of V_{DD} typ
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- All Outputs Buffered
- Capable of Driving Two Low-power TTL Loads, One Low-power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range.
- Double Diode Protection on All Inputs
- Pin-for-Pin Replacements for Corresponding CD4000 Series B Suffix Devices

ORDERING INFORMATION



MAXIMUM RATINGS (Voltages referenced to V_{SS})

Rating	Symbol	Value	Unit
DC Supply Voltage	V _{DD}	-0.5 to +18	Vdc
Input Voltage All Inputs	V _{in}	-0.5 to V _{DD} + 0.5	Vdc
DC Current Drain per Pin	I	10	mAdc
Operating Temperature Range	AL Device	55 to +125	°C
	CL CP Device	-40 to +85	°C
Storage Temperature Range	T _{stg}	65 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range V_{SS} < (V_{in} or V_{out}) < V_{DD}.
Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).

MC14001B

Quad 2-Input NOR Gate

MC14002B

Dual 4-Input NOR Gate

MC14011B

Quad 2-Input NAND Gate

MC14012B

Dual 4-Input NAND Gate

MC14023B

Triple 3-Input NAND Gate

MC14025B

Triple 3-Input NOR Gate

MC14068B

8-Input NAND Gate

MC14071B

Quad 2-Input OR Gate

MC14072B

Dual 4-Input OR Gate

MC14073B

Triple 3-Input AND Gate

MC14075B

Triple 3-Input OR Gate

MC14078B

8-Input NOR Gate

MC14081B

Quad 2-Input AND Gate

MC14082B


Dual 4-Input AND Gate

CMOS SSI

(LOW-POWER COMPLEMENTARY MOS)

B-SERIES GATES

LOGIC DIAGRAMS



ภาคผนวก ข

การอินเวอร์สลาปลาซทรานสฟอร์ม

$$f(t) = \mathcal{L}^{-1}[F(S)]$$

$$\begin{aligned} 1. \quad F(S) &= \frac{s}{(s-a)(s-b)} \\ &= \frac{b/(b-a)}{s-b} - \frac{a/(b-a)}{s-a} \\ f(t) &= \frac{be^{bt} - ae^{at}}{b-a} \end{aligned}$$

$$\begin{aligned} 2. \quad F(S) &= \frac{1}{(s-a)(s-b)} \\ &= -\frac{1}{b-a} \frac{1}{s-a} + \frac{1}{b-a} \frac{1}{s-b} \\ f(t) &= \frac{e^{bt} - e^{at}}{b-a} \end{aligned}$$

$$\begin{aligned} 3. \quad F(S) &= \frac{s}{(s-a)(s-b)(s-c)} \\ &= \frac{a}{(b-a)(c-a)} \frac{1}{s-a} + \frac{b}{(a-b)(c-b)} \frac{1}{s-b} + \frac{c}{(a-c)(b-c)} \frac{1}{s-c} \\ f(t) &= \frac{a}{(b-a)(c-a)} e^{at} + \frac{b}{(a-b)(c-b)} e^{bt} + \frac{c}{(a-c)(b-c)} e^{ct} \end{aligned}$$

$$4. \quad F(S) = \frac{s^2}{(s-a)^2(s-b)^2}$$

โดยใช้ทฤษฎี Convolution และ $\frac{be^{bt} - ae^{at}}{b-a} = \mathcal{L}^{-1}\left[\frac{s}{(s-a)(s-b)}\right]$

$$f(t) = \int_0^t \frac{be^{bu} - ae^{au}}{b-a} \cdot \frac{be^{b(t-u)} - ae^{a(t-u)}}{b-a} du$$

$$= \frac{1}{(a-b)^2} \left[(b^2 t + \frac{2ab}{a-b}) e^{bt} + (a^2 t - \frac{2ab}{a-b}) e^{at} \right]$$

$$5. F(s) = \frac{s}{(s-a)^2 (s-b)^2}$$

$$\mathcal{L}^{-1} \left[\frac{s}{(s-a)(s-b)} \right] = \frac{be^{bt} - ae^{at}}{b-a}$$

$$\mathcal{L}^{-1} \left[\frac{1}{(s-a)(s-b)} \right] = \frac{e^{bt} - e^{at}}{b-a}$$

$$f(t) = \int_0^t \frac{be^{bu} - ae^{au}}{b-a} \cdot \frac{e^{b(t-u)} - e^{a(t-u)}}{b-a} du$$

$$\frac{1}{(a-b)^2} \left[\left(at - \frac{a+b}{a-b} \right) e^{at} + \left(bt + \frac{a+b}{a-b} \right) e^{bt} \right]$$

$$6. F(s) = \frac{s^2}{(s-a)^2 (s-b)^2 (s-c)}$$

$$\text{โดยที่ } \mathcal{L}^{-1} \left[\frac{s^2}{(s-a)^2 (s-b)^2} \right] = \frac{1}{(a-b)^2} \left[\left(b^2 t + \frac{2ab}{a-b} \right) e^{bt} + \left(a^2 t - \frac{2ab}{a-b} \right) e^{at} \right]$$

$$\mathcal{L}^{-1} \left[\frac{1}{s-c} \right] = e^{ct}$$

เมื่อใช้ทฤษฎี Convolution

$$f(t) = \int_0^t \frac{1}{(a-b)^2} \left[\left(b^2 u + \frac{2ab}{a-b} \right) e^{bu} + \left(a^2 u - \frac{2ab}{a-b} \right) e^{au} \right] \cdot e^{c(t-u)} du$$

$$= \frac{1}{(a-b)^2} \left[\left\{ \frac{a^2 t}{a-c} - \frac{a^2}{(a-c)^2} - \frac{2ab}{(a-b)(a-c)} \right\} e^{at} \right.$$

$$+ \left. \left\{ \frac{b^2 t}{b-c} - \frac{b^2}{(b-c)^2} - \frac{2ab}{(a-b)(b-c)} \right\} e^{bt} \right.$$

$$+ \left. \left\{ \frac{a^2}{(a-c)^2} + \frac{b^2}{(b-c)^2} + \frac{2ab}{(a-b)(a-c)} - \frac{2ab}{(a-b)(b-c)} \right\} e^{ct} \right]$$

ภาคผนวก ค
รายการอุปกรณ์อิเล็กทรอนิกส์

ค.1 ภาคขยายและตัดสัญญาณรบกวน (รูป 4.20)

<u>วงจรรวม</u>	IC ₁	LF 356	JFET Input Operational Amplifier
	IC ₂	LF 356	JFET input Operational Amplifier
	IC ₃	LF 356	JFET Input Operational Amplifier
	IC ₄	LM 311	Voltage Comparator

<u>ความต้านทาน</u>	R _f	22 MΩ	} ¼ W 5% Carbon film
	R ₁	10 kΩ	
	R ₂	100 kΩ	
	R ₃	50 kΩ	
	R ₄	25 kΩ	
	R ₅	68 kΩ	
	R ₆	68 kΩ	
	R ₇	10 kΩ	
	R _{v1}	50 kΩ	Tenturn pot

<u>ตัวเก็บประจุ</u>	C	.001 μF	Ceramic
	C _f	4.7 pF	NPO
	C ₁	.01 μF	Ceramic
	C ₂	100 pF	Ceramic
	C ₃	100 μF	Electrolyte
	C ₄	47 μF	Electrolyte
	C ₅	.01 μF	Ceramic
	C ₆	.01 μF	Ceramic
	C ₇	100 pF	Ceramic

ค.2 ภาคนับรังสี (รูป 4.21)

<u>วงจรรวม</u>	IC ₅	MC14528 Dual Retriggerable/Resettable Monostable multivibrator
	IC ₆	MC14013 Dual Type D Flip-Flop
	IC ₇	MC14520 Dual Binary Counter
	IC ₈	MC14520 Dual Binary Counter
	IC ₉	MC14511 BCD-to Seven Segment Latch/Decoder/Driver
	IC ₁₀	MC14534 Real Time 5-Decade Counter
	IC ₁₁	MC14534 Real Time 5-Decade Counter


ทรานซิสเตอร์ 2SC458

<u>ความต้านทาน</u>	R ₈	100 k Ω	} ¼ W 5% Carbon film
	R ₉	100 Ω ×7	
	R ₁₀	1 M Ω	
	R ₁₁	10 k Ω	
	R ₁₂	10 k Ω	
	R ₁₃	1 k Ω	
	R ₁₄	100 Ω	
	R _{V2}	50 k Ω	Tenturn pot.


<u>ตัวเก็บประจุ</u>	C ₈	0.01 μ F	Tantalum
	C ₉	47 μ F	Electrolyte

ภาคผนวก ง.

ต้นแบบแผ่นวงจรพิมพ์



รูป ง.1 แผ่นวงจรพิมพ์ของภาคนับรังสี



รูป ง.2 แผ่นวงจรพิมพ์ของภาคขยายและตัดสัญญาณรบกวน

ประวัติผู้เขียน

นาย อุดม วรศรัณย์ เกิดเมื่อวันที่ 9 ตุลาคม พ.ศ. 2500 ณ กรุงเทพมหานคร สำเร็จการศึกษาระดับปริญญาบัณฑิต จากภาควิชาวิศวกรรมไฟฟ้า คณะวิศวกรรมศาสตร์ จุฬาลงกรณ์มหาวิทยาลัย เมื่อปี พ.ศ. 2524 แล้วเข้าศึกษาต่อในระดับปริญญาโทบัณฑิต สาขา วิศวกรรมไฟฟ้า คณะวิศวกรรมศาสตร์ จุฬาลงกรณ์มหาวิทยาลัย

