

1. Knoll G.F. <u>Radiation Detection and Measurement.</u> John Wiley & son. 1979

เอกสารอ้างอิง

- 2. Canberra Nuclear. <u>Nuclear Instruments Catalog.</u> 9<sup>th</sup> ED. Canberra
- 3. EG&G ORTEC. <u>Detetors & Instraments for Nuclear Spectroscopy</u>. 1991/1992 : 3-172
- 4. Nicholson P.W.. Line-Carrier Modem. John wiley & son. 1974
- 5. ทีสฤกษ์ เนียมอินทร์. <u>การพัฒนาแผ่นวงจรเชื่อมโยงสัญญาณเอนกประสงค์สำหรับระบบวัด</u>\_ <u>นิวเคลียร์.</u> วิทยานิพนธ์บัณฑิตวิทยาลีย จุฬาลงกรณ์มหาวิทยาลีย. 2535
- 6. Nichols K.. <u>Line-Carrier Modem.</u> Radio Electronic No 7, July 1988, 87-91
- สุรชาติ กังวารจิตด์. <u>เครื่องรีบสังวิทยุและระบบวิทยุสื่อสาร.</u> บริษัทชิโฮ็ดยูเคชั่นจากัด 2532
- 8. ETT. CP/AT-32 User's manual, ETT Co., LTD,
- 9. David F. Stout/Milton K. <u>Handbook of Operational Amplifier</u> <u>Circuit Design.</u> McGraw-Hill Book Company. 1976

ภาคผนวก ก.

รายละเอียดการคำนวนค่าอุปกรณ์ที่ใช้ในวงจร

•

เสือกใช้วงจรไมโครของ EXAR No. XR-2206 จากวงจรแบบ sinusoidal FSK generator ดังรูป ก.1 และใช้ XR-2211 ในการ demodulator ดังรูป ก.2



รูปที่ ก.1 วงจร modulation ของ IC เบอร์ XR-2206

n.1) การคำนวนค่าที่ใช้ในวงจร FSK modulation

ในการออกแบบได้กำหนดความเร็วในการส่งสัญญาณ คือ Baud Rate ไว้ที่ ความเร็ว 1200 bps. และกำหนดให้สัญญาณลอจิก High (1) ให้เป็น f, ในขณะที่กำหนด สัญญาณลอจิก Low (0) ให้เป็น f,

```
กำหนดให้ f<sub>1</sub> = 2 x Baud rate
= 2 x 1200
= 2400 Hz
f<sub>2</sub> = 3000 Hz
คำ C = 0.1 μF
จะได้ค่า R<sub>1</sub>จากสูตร f<sub>1</sub> = 1/R<sub>1</sub>C
R<sub>1</sub> = 1/(2400 x 0.1 x 10<sup>-6</sup>)
= 4.1 kΩ ไป 5 kΩ
```

ในทำนองเดียวกัน

ก.2) การคำนวนค่าที่ใช้ในวงจร FSK demodulator



รูปที่ ก.2 วงจร demodulator ของวงจรเบอร์ XR-2211

ในการคำนวนมีขั้นตอนดังต่อไปนี้

พา  $f_{0} = (f_{1}+f_{2})/2$ ;  $f_{r} = PLL$  Center Frequency  $f_{1} = 2400$  Hz; จาก FSK modulation  $f_{2} = 3000$  Hz  $f_{0} = (2400+3000)/2$  = 2700 Hz เสือกค่า R<sub>0</sub> ที่อปู่ระหว่าง 10 kΩแต่ที่นิยมใช้กันคือ 20 kΩ

หาคำ 
$$C_0$$
 จาก  $C_n = 1/(R_0F_0)$   
 $C_{0,1}/(20 \times 10^3 \times 2700)$   
= 0.018 µF เสือกใช้ค่า 0.022 µF  
หาคำ R.ชึ่งหามาจากความถี่ MARK และ SPACE ของ FSK  
 $R_{1,2}R_0 \propto f_0/(f_2-f_1)$   
 $R_1 = 20k \times 2700 /(3000-2400)$   
= 90.0 k $\Omega$ 

ก.3 การออกแบบวงจรกรองความถื่[9]

เนื่องจากระบบที่ทำการออกแบบใช้ความถี่ในการมอดูเลตสัญญาณโดยที่ลอจิก 0 ที่ระดีบสัญญาณ 1 โวลด์ ใช้ความถี่ 2 kHz และลอจิก 1 ที่ระดีบสัญญาณ 2 โวลด์ ใช้ความถี่ 3 MHz แต่หลังจากที่เครื่องสังรับสัญญาณมาแล้วทางเอาก์พุตจะมีสัญญาณรบกวนสูงจึงต้องทำการ กรองความถี่โดยเสือกเฉพาะช่วง 2 kHz ถึง 3 kHz เท่านั้น ฉะนั้นจึงต้องมีการออกแบบ วงจรกรองความถึ แบบ band pass filter ซึ่งมีขั้นตอนการออกแบบดิงนี้



รูปที่ ก.3 วงจร band pass flter

## กำหนดให้ f<sub>0</sub> = 2500 Hz H = 10 [gain] Q = f<sub>0</sub>/\Deltaf =2500/1000 = 2.5 V<sub>00</sub> = 1 V A<sub>v</sub>(f<sub>0)</sub> = 1(2500 Hz) = 2500 I<sub>b</sub> = 10<sup>-8</sup> A



$$M C_1 = C_2 = 0.01 \ \mu F$$

ຈາກສູຫາ  $R_3 = 2Q/2\pi f_0 CH$ =  $(2 \times 2.5)/(2 \times \pi \times 2500 \times 10^{-8})$ = 31.8 kΩ

uat  $R_1 = Q/2\pi f_0 CH = 2.5/(2\pi\pi x 2500 \times 0.01 \times 10^{-6} \times 10)$ = 1.59 k fostu  $R_2 = Q/(2\pi f_0 C)(2Q^2 - H)$ = 2.5/(2\pi x 2500 \times 0.01 \times 10^{-6})[2(2.5)^2 - 2.5] = 1.59 k  $\Omega$ 

จะเห็นได้ว่า ค่า V<sub>00</sub> ซึ่งเป็นค่า output offset voltage ใกล้เคียงกับ ค่าที่กำหนดไว้

# $I_{0} = resonant frequency of circuit$ $\Delta f = frequency difference between -3 dB$ $H = voltage gain of circuit at f_{0}$ Q = quality factor of circuit $I_{b} = input bias current if op-amp$ $V_{00} = circuit output offset voltage$

ภาคผนวก ข.

i

สกษณะเฉพาะของอุปกรณ์ที่ใช้



## Fast, Complete 12-Bit A/D Converter with Microprocessor Interface

#### **FEATURES**

Complete 12-Bit A/D Converter with Reference and Clock Full 8- or 16-Bit Microprocessor Bus Interface 250ns Bus Access Time Guaranteed Linearity Over Temperature 0 to +70°C – AD574AJ, AK, AL -55°C to +125°C – AD574AS, AT, AU No Missing Codes Over Temperature Fast Successive Approximation Conversion – 25µs Buried Zener Reference for Long-Term Stability and Low Gain T.C. 10ppm/°C max AD574AL 12.5ppm/°C max AD574AU Low Profile 28-Pin Ceramic DIP

Low Power: 390mW

#### PRODUCT DESCRIPTION

The AD574A is a complete 12-bit successive-approximation analog-to-digital converter with 3-state output buffer circuitry for direct interface to an 8-. 12-or 16-bit microprocessor bus. The AD574A design is implemented with two LSI chips each containing both analog and digital circuitry, resulting in the maximum performance and flexibility at the lowest cost.

One chip is the high performance AD565A 12-bit DAC and voltage reference. It contains the high speed current output switching circuitry, laser-trimmed thin film resistor network, low T C. buried zener reference and the precision input scaling and bipolar offset resistors. This chip is laser-trimmed at the wafer stage (LWT) to adjust ladder network linearity, voltage reference tolerance and temperature coefficient, and the calibration accuracy of input scaling and bipolar offset resistors

The second chip uses the proven LCI linear-compatible integrated injection logici process to provide the low-power  $l^2L$  successive-approximation register, converter control circuitry, clock, bus interface, and the high performance latching comparator. The precision, low-drift comparator is adjusted for initial input offset error at the wafer stage by the "zener-zap" technique which trims the comparator input stage to 1 10 LSB typical error. This form of trimming, while cumbersome for complex ladder networks, is an attractive alternative to thin film resistor trimming for a simple offset adjustment and eliminates the need for thin film processing for this portion of the circuitry.

The AD574A is available in six different grades. The AD574AJ, AK, and AL grades are specified for operation over the 0 to = 70°C temperature range. The AD574AS, AT, and AU are specified for the = 55°C to = 125°C range. All grades are packaged in a low-profile, 0.600 inch wide. 28-pin hermetically-sealed ceramic DIP



AD574A

10

#### PRODUCT HIGHLIGHTS

- The AD574A interfaces to most popular microprocessors with an 8-, 12-, or 16-bit bus without external buffers or peripheral interface controllers. Multiple-mode three-state output buffers connect directly to the data bus while the read and convert commands are taken from the control bus. The 12-bits of output data can be read either as one 12-bit word or as two 8-bit bytes (one with 8 data bits, the other with 4 data bits and 4 trailing zeros).
- 2. The precision, laser-trimmed scaling and bipolar offset resistors provide four calibrated ranges. 0 to +10 and 0 to +20 volts unipolar, or -5 to +5 and -10 to +10 volts bipolar. Typical bipolar offset and full scale calibration of ±0.1% can be trimmed to zero with one external component each.
- 13. The internal buried zener reference is trimmed to 10.00 volts with 1% maximum error and 15ppm<sup>2</sup>C typical T.C. The reference is available externally and can drive up to 1.5mA beyond that required for the reference and bipolar offset resistors

# 

		ADETAAT			40000					
Model	Min	Ттв	Max	Min	TT	Max	Min	Tra	Mar	1 Inite
RESOLUTION		-74	17		-//			.,,,		0 III 0
						14			12	1640
2ST (max)			-1			- 10				
			+1			± 1/2			±1/1	1.58
	<b> </b>					101			±1	
Minimum methics (methick an										6
(which and the second of the big	1									
2550				17						Bin
T-m to T-m	ii .			11			12			Bitt
UNIPOLAR OFFSET (max)(Adjustable to zero)			+2			+ 2			-1	1 58
BIPOLAR OFFSET (max) (Adjustable to zero)			± 10			=4			-4	1 58
FULL SCALE CALEBRATION FREDOR										
(with first 500 minutes (mm REE OLT TO REE IN)										
(Adjustable to zero) 25°C (max)	1		4.25			0.75				N-/ES
T_ to T (Without Initial Adjustment)		0.47	•		0.37			0 30	· • • •	SOF.S.
With Initial Adjustment)		0.22		ļ	0.12			0.05		Wolf E.S.
TEMPERATURE RANGE	0		+ 70	0		+ 70	0		+ 70	*
TEMPERATURE COEFFICIENTS (Using internal reference)				<u> </u>			<u> </u>			
T <sub>me</sub> to T <sub>me</sub>	1									
Unipolar Offset	ł		±1			±l			= 1	LSB
	1		10			5	1		5	ppm/°C
Bipolar Offset			±2			±1			±1	LSB
	1		10			5			5	ppm/°C
Full Scale Calibration	1		±9			±S			± 2	LSB
	1		.90	1		27			10	ppm/°C
POWER SUPPLY REJECTION	1						1			
Max change in Full Scale Calibration	ł									
$-13.5 \le V_{CC} \le +16.5 V \text{ or } -11.4 V \le V_{CC} \le -12.6 V$			±2			= 1			=1	LSB
+4.35 VLOCKS + 3.3V			± 1/1	1		± 1/2			±1/2	LSB
- 10.35 VES - 13.3V OF - 12.0V SVES - 11.4V	I		±1	L		±1	ļ		±1	LZR
ANALOGINPUT										
Input Kanges							1			
n (polaz		- 310 + 3		1	- 3 to + 3	•		- 3 (0 + 3		Volta
Unipolar	1	- 10 to + 10	1		- 10 to + 1	u		- 10 (a + 10		Volu
		0.0 + 20			0 to + 20		191	010 + 20		Volu
Input Impedance	1									
10 Volt Span	1	5	7	3	5	7	3	5	7	140
20 Volt Span	6	10	24	6	10	14	6	10	14	ыΩ
POWER SUPPLIES			-							
Operating Range	1									1
VLOGIC	- 4.5		+ 5.5	+ 4.5		+ 5.5	+4.5		- 5.5	Volts
Vac	- 11.4		+ 16.5	+11.4		+ 16.5	+11.4		= 16.5	Volu
VEE	- 11.4		- 16_5	- 11.4		- 16.5	= 11.4		- 16.5	Volu
Operating Current										
LOGI-		30	-10		30	40 c		30	40 6	
+CC V	1	2	2		18	20	1	18	2	
POWER DISCIPATION	+	300	776				+	390	226	-57
		590	/25		190	125	<u> </u>	370	/25	
IN LERINAL REFERENCE VULTAGE	9.9	10.0	10.1	9.9	10.0	10.1	9.9	10.0	10.1	Volts
Firemal load should not change during conversion			1.2			1.5	1		1.2	12.7
	<u> </u>						+			
(DIA) Common DIR					DIMANS			1001111	0	
(Dran)- Ceramic DIP		AU3/4AJD		1 ^	D3/4AKD		1	AD3/4AL	LL LL	1

NOTES "De reference should be oulfered for operation on ± 12V supplies. "See Section 19 for package outline information. Specifications subject to change writhout notice. Specifications shown in boldlace are tested on all production units at final electri-culters. Result from these tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boudface are tested on all production units.

-

.

VOL. I, 10-56 ANALOG-TO-DIGITAL CONVERTERS

Model	Min	AD574AS Typ	Max	Mia	AD574AT Typ	Мах	/ Min	D574AU T77	Maa	Uaita
RESOLUTION			12			12			12	Bin
LINEARITY ERROR										
25°C (max)			±1	1		± 1/2			±И	LSB
Time to Time			±1			± 1/2			±1	LSB
DIFFERENTIAL LINEARITY ERROR										
(Minumum resolution for which no										
missing codes are guaranteed)										
25°C	11			12			12			Bits
T <sub>min</sub> to T <sub>max</sub>	11			บ			12			Bits
UNIPOLAR OFFSET (max) (Adjustable to zero)			±2			± 2			=1	LSB
BIPOLAR OFFSET (max) (Adjustable to zero)			± 10			=4			=4	LSB
FULL SCALE CALIBRATION ERROR										
(with fused 50 resistor from REFOUT TO REFIN)			1							
(Adjustable to zero) 25°C (max)			0.25			0.25			0.25	Sof F.S.
T to T (Without Initial Adjustment)		0.75			0.5			0.37		Nof F.S.
(With Initial Adjustment)		0.5			0.25		L	0.12		% of F.S
TEMPERATURE RANGE	- 55		+ 125	- 55		+ 125	- 55		+ 125	r
TEMPERATURE COEFFICIENTS (Using unternal reference)										
T <sub>mme</sub> to T <sub>mme</sub>										
Unipolar Offset			±2			±1			±1	LSB
			5			2.5			2.5	ppm/°C
Bipolar Offset			=4			±2			=1	LSB
THE OWN			10			5			2.5	ppm/C
Full Scale Calibration			±_0 K0			± 10 >5			12.6	LSB
POWER SI'PPI V REJECTION							L			ppin C
Max change in Full Scale Calibration				}						
$+13.5 \le V_{CC} \le +16.5 V_{OT} + 11.4 V \le V_{CC} \le +12.6 V$			±2			±1	}		±1	LSB
+4.55VLOGIC = + 5.5V			= 1/2			± 1/2			± 1/2	LSB
$-16.5 \le V_{EE} \le -13.5 $ V or $-12.6 $ V $\le V_{FE} \ge -11.4 $ V			± 2			±1			± 1	LSB
ANALOGINPUT							I			
Input Ranges										
Bipolar		- 510 - 5			- 5 to + 5			-5to +5		Volts
		- 10 to + 10	)		- 10 to + 1	0		- 10 to + 1	0	Volts
Unipolar		010 - 10			010 + 10		1 1	1 to + 10		Volts
		010 - 20			010 - 20		1 '	J 10 + 20		VOILE
10 Volt Soan	1	5	7		5	,	3	5	7	140
20 Volt Span	6	10	14	6	10	14	6	10	14	kΩ
POWERSUPPLIES	1									
Operating Range										
VLOGIC	- 4.5		- 5.5	-+5		- 5.5	+4.5		- 5.5	Volts
Vcc	- 11.	.4	- 16 5	- 11.	4	- 16.5	+11.4		- 16.5	Volts
VEE	1	4	:6 5	11.	4	16.5	-11.4		- 16.5	Volts
Operating Current							1			1
Locic		30	40		ł0	40		30	40	m.Λ
Lcc		2	ç		2	5	1	2	5	mA
· V <sub>EE</sub>	1	. 5	30		15	30		18	30	m.A
POWER DISSIPATION	1	4.41)	*25		344)	725	1	390		70 W.
	9.9	:U.O	10.1	9,9	0.0	10.1	9.9	10.0	10.1	Volts
INTERNAL REFERENCE VOLTAGE										
INTERNAL REFERENCE VOLTAGE Ourput current (available for external loads,			1.51	1		1.51	1		1.5	m A

1

NOTES "The reference about due outfered for operation on ± 12V supplies "See Section 19 for package outline information Specifications subject to change without notice Specifications subject to change without notice Specifications subject to change visitout notice and test. Results from those tests are used to calculate outgoing quality levels. All multiple and specifications are guaranteed, although only those shown in boldface are tested on all production units.

ANALOG-TO-DIGITAL CONVERTERS VOL. I, 10-57

.....

#### DIGITAL CHARACTERISTICS' (All grades, Tmin - Tmer)

· · · · · · · · · · · · · · · · · · ·	Min	Тур	Max	
Logic Inputs <sup>2</sup> (CE, CS, R/C, A <sub>O</sub> )				é
Voltages			4	
Logic "1"	+2.0V		+ 5.5V	
Logic "0"	~0.5V		+0.8V	
Current	— 50µ.A		+ 50µA	
Capacitance		5pF		
Logic Outputs (DB11-DB0, STS)				
Logic "0"			+0.4V	ISINK S 1.6mA
Logic "1"	2.4V			ISOURCE ≤ SOOLA
Leakage (When in high-Z state)	- 40μA		+ 40µA	DB11-DB0 Only
Capacitance		SpF		

. .

<sup>1</sup>Detailed Timing Specifications appear in the Digital Interface Section. <sup>3</sup>12/8 Input is not TTL-compatible and must be hard-wired to  $V_{LOGIC}$  or DIGITAL COMMON.



AD574A Block Diagram and Pin Configuration

#### ABSOLUTE MAXIMUM RATINGS

(Specifications apply to all grades, except where noted)

Ver to Digital Common 0 to + 16 SV	REFOUT
$V_{EE}$ to Digital Common 0 to $-16.5V$	
V <sub>LOGIC</sub> to Digital Common 0 to +7V	Chip Temperature (J
Analog Common to Digital Common ± IV	(S Rower Discipation
Control Inputs (CE, CS, Ao, 12/8, R/C) to	Lead Temperature, S
Digital Common $\dots = 0.5V$ to $V_{LOGIC} + 0.5V$	Storage Temperature
Analog Inputs (KEF IN, BIP OFF, $10V_{IN}$ ) to Analog Common + 16 5V	Thermal Resistance,

20VIN to Analog Common	$\ldots \ldots \pm 24V$
REFOUT	Indefinite short to common
	Momentary short to $V_{CC}$
Chip Temperature (J, K, L grades)	100°C
(S, T, U grades)	150°C
Power Dissipation	
Lead Temperature, Soldering	300°C, 10 sec.
Storage Temperature	65°C to + 150°C
Thermal Resistance, $\theta_{jA}$	

#### AD574A ORDERING GUIDE

			Resolution	Max
		Linearity Error	No Missing Codes	Full Scale
Model	Temp. Range	Max (Tmin to Tmax)	(T <sub>min</sub> to T <sub>max</sub> )	T.C.(ppm/°C)
AD\$74AJD	0 to + 70°C	± 1LSB	11 Bits	50.0
AD574AKD	0 to + 70°C	± 1/2LSB	12 Bits	27.0
ADS74ALD	0 to + 70°C	$\pm 1/2LSB$	12 Bits	10.0
AD574ASD	- 55°C to + 125°C	$\pm 1LSB$	11 Bits	50.0
AD\$74ATD	– 55°C to + 125°C	±1LSB	12 Bits	25.0
AD574AUD	- 55°C to +125°C	= ILSB	12 Bits	12.5

.

## THE AD574A OFFERS GUARANTEED MAXIMUM LINEARITY ERROR OVER THE FULL OPERATING TEMPERATURE RANGE

#### DEFINITIONS OF SPECIFICATIONS

#### LINEARITY ERROR

Linearity error refers to the deviation of each individual code from a line drawn from "zero" through "full scale". The point used as "zero" occurs ½LSB (1.22mV for 10 volt span) beforethe first code transition (all zeros to only the LSB "on"). "Full scale" is defined as a level 1½LSB beyond the last code transition (to all ones). The deviation of a code from the true straight line is measured from the middle of each particular code.

The AD574AK, AL, AT, and AU grades are guaranteed for maximum nonlinearity of  $\pm \frac{1}{2}$ LSB. For these grades, this means that an analog value which falls exactly in the center of a given code width will result in the correct digital output code. Values nearer the upper or lower transition of the code width may produce the next upper or lower digital output code. The AD574AJ and AS grades are guaranteed to  $\pm$ 1LSB max error. For these grades, an analog value which falls within a given code width will result in either the correct code for that region or either adjacent one.

Note that the linearity error is not user-adjustable

## DIFFERENTIAL LINEARITY ERROR (NO MISSING CODES)

A specification which guarantees no missing codes requires that every code combination appear in a monotonic increasing sequence as the analog input level is increased. Thus every code must have a finite width. For the AD574AK, AL, AT, and AU grades. which guarantee no missing codes to 12-bit resolution, all 4096 codes must be present over the entire operating temperature ranges. The AD574AJ and AS grades guarantee no missing codes to 11-bit resolution over temperature; this means that all code combinations of the upper 11 bits must be present; in practice very few of the 12-bit codes are missing.

#### UNIPOLAR OFFSET

The first transition should occur at a level %LSB above analog common. Unipolar offset is defined as the deviation of the actual transition from that point. This offset can be adjusted as discussed on the following two pages. The unipolar offset temperature coefficient specifies the maximum change of the transition point over temperature, with or without external adjustment

#### BIPOLAR OFFSET

Similarly, in the bipolar mode, the major carry transition (0111 1111-1111 to 1000-0000-0000) should occur for an analog value V/LSB below analog common. The bipolar offset error and temperature coefficient specify the initial deviation and maximum change in the error over temperature.

#### QUANTIZATION UNCERTAINTY

4

Analog-to-digital converters exhibit an inherent quantization uncertainty of  $\pm \frac{1}{2}$ LSB. This uncertainty is a fundamental characteristic of the quantization process and cannot be reduced for a converter of given resolution.

#### LEFT-JUSTIFIED DATA

The data format used in the AD574A is left-justified. This means that the data represents the analog input as a fraction of full-scale, ranging from 0 to  $\frac{4095}{4096}$ . This implies a binary point to the left of the MSB

#### FULL SCALE CALIBRATION ERROR

The last transition (from 1111 1111 1110 to 1111 1111 1111) should occur for an analog value 1 1/2LSB below the nominal full scale (9.9963 volts for 10.000 volts full scale). The full scale calibration error is the deviation of the actual level at the last transition from the ideal level. This error, which is typically 0.05 to 0.1% of full scale, can be trimmed out as shown in Figures 3 and 4. The full scale calibration error over temperature is given with and without the initial error trimmed out. The temperature coefficients for each grade indicate the maximum change in the full scale gain from the initial value using the internal 10 volt reference.

#### TEMPERATURE COEFFICIENTS

The temperature coefficients for full-scale calibration, unipolar offset, and bipolar offset specify the maximum change from the initial (25°C) value to the value at  $T_{mun}$  or  $T_{max}$ .

#### POWER SUPPLY REJECTION

The standard specifications for the AD574A assume use of -5.00 and  $\pm 15.00$  or  $\pm 12.00$  volt supplies. The only effect of power supply error on the performance of the device will be a small change in the full scale calibration. This will result in a linear change in all lower order codes. The specifications show the maximum change in calibration from the initial value with the supplies at the various limits.

#### CODE WIDTH

A fundamental quantity for A D converter specifications is the code width. This is defined as the range of analog input values for which a given digital output code will occur. The nominal value of a code width is equivalent to 1 least significant bit LSB, of the full scale range or 2,44mV out of 10 volts for a 12-bit ADC.

#### **CIRCUTT OPERATION**

The AD574A is a complete 12-bit A/D converter which requires no external components to provide the complete successive-approximation analog-to-digital conversion function. A block diagram of the AD574A is shown in Figure 1. The device consists of two chips, one containing the precision 12-bit DAC with voltage reference, the other containing the comparator, successiveapproximation register, clock, output buffers and control circuitry.



#### Figure 1. Block Diagram of AD574A 12-Bit A-to-D Converter

When the control section is commanded to initiate a conversion (as described later), it then enables the clock and resets the successive-approximation register (SAR) to all zeros. Once a conversion cycle has begun, it cannot be stopped or re-started and data is not available from the output buffers. The SAR, timed by the clock, will then sequence through the conversion cycle and return an end-of-convert flag to the control section. The control section will then disable the clock, bring the output status flag low, and enable control functions to allow data read functions by external command.

During the conversion cycle, the internal 12-bit current output DAC is sequenced by the SAR from the most-significant-bit (MSB) to least-significant-bit (LSB) to provide an output current which accurately balances the input signal current through the Sk $\Omega$  (or  $10k\Omega$ ) input resistor. The comparator determines whether the addition of each successively-weighted bit current causes the DAC current sum to be greater or less than the input current; if the sum is less, the bit is left on; if more, the bit is turned off. After testing all the bits, the SAR contains a 12-bit binary code which accurately represents the input signal to within  $\pm \sqrt[12]{2}$ LSB.

The temperature-compensated buried Zener reference provides the primary voltage reference to the DAC and guarantees excellent stability with both time and temperature. The reference is trimmèd to 10.00 volts  $\pm$  1%; it can supply up to 1.5mA to an external load in addition to that required to drive the reference input resistor (0.5mA) and bipolar offset resistor (1mA) when the AD574A is powered from  $\pm$  15V supplies. If the AD574A is used with  $\pm$  12V supplies, or if external current must be supplied over the full temperature range, an external buffer amplifier is recommended. Any external load on the AD574A reference must remain constant during conversion. The thin film application resistors are trimmed to match the full scale output current of the DAC. There are two  $5k\Omega$  input scaling resistors to allow either a 10 volt or 20 volt span. The 10kΩ bipolar offset resistor is grounded for unipolar operation or connected to the 10 volt reference for bipolar operation.

#### DRIVING THE AD574A ANALOG INPUT

The AD574A is a successive-approximation type analog-to-digital converter. During the conversion cycle, the ADC input current is modulated by the DAC test current at approximately a 500kHz rate. Thus it is important to recognize that the signal source driving the AD574A must be capable of holding a constant output voltage under dynamically-changing load conditions.



Figure 2. Op Amp - AD574A Interface

The closed loop output impedance of an op amp is equal to the open loop output impedance (usually a few hundred ohms) divided by the loop gain at the frequency of interest. It is often assumed that the loop gain of a follower-connected op amp is sufficiently high to reduce the closed loop output impedance to a negligibly small value, particularly if the signal is low frequency. However, the amplifier driving an AD574A must either have sufficient loop gain at 500kHz to reduce the closed loop output impedance to a low value or have low open loop output impedance.

This can be accomplished either by using a wideband op amp or by placing a discrete-transistor or integrated buffer inside the amplifier's feedback loop.

## SUPPLY DECOUPLING AND LAYOUT CONSIDERATIONS

It is critically important that the AD574A power supplies be filtered, well-regulated, and free from high frequency noise. Use of noisy supplies will cause unstable output codes to be generated. Switching power supplies are not recommended for circuits attempting to achieve 12-bit accuracy unless great care is used in filtering any switching spikes present in the output. Remember that a few millivoits of noise represents several counts of error in a 12-bit ADC

Decoupling capacitors should be used on all power supply pins; the -5V supply decoupling capacitor should be connected directly from pin 1 to pin 15 digital common) and the  $-V_{CC}$ and  $-V_{EE}$  pins should be decoupled directly to analog common (pin 9). A suitable decoupling capacitor is a  $47\mu F$  tantalum type in parallel with a  $0.1\mu F$  disc ceramic type

Circuit layout should attempt to locate the AD574A, associated analog input circuitry, and interconnections as far as possible from logic circuitry. For this reason, the use of wire-wrap circuit construction is not recommended. Carctul printed-circuit construction is preferred.



UNIPOLAR RANGE CONNECTIONS FOR THE AD574A The AD574A contains all the active components required to perform a complete 12-bit A/D conversion. Thus, for most situations, all that is necessary is connection of the power supplies (+5, +12/+15 and -12/-15 volts), the analog input, and the conversion initiation command, as discussed on the next page. Analog input connections and calibration are easily accomplished; the unipolar operating mode is shown in Figure 4.



Figure 3. Unipolar Input Connections

All of the thin illm application resistors of the AD574A are trimmed for absolute calibration. Therefore, in many applications, no calibration trimming will be required. The absolute accuracy for each grade is given in the specification tables. For example, if no trims are used, the AD574AK guarantees  $\pm 21$ .SB max zero offset error and  $\pm 0.25\%$  (10LSB) max full scale error. (Typical full scale error is  $\pm 21$ .SB.) If the offset trim is not required, pin 12 can be connected directly to pin 9; the two resistors and trummer for pin 12 are then not needed. If the full scale trim is not needed, a  $50\Omega \pm 1\%$  metal film resistor should be connected between pin 8 and pin 10.

The analog input is connected between pin 13 and pin 9 for a 0 to  $\pm$  10V input range, between 14 and pin 9 for a 0 to  $\pm$  20V input range. The AD574A easily accommodates an input signal beyond the supplies. For the 10 volt span input, the LSB has a nominal value of 2.44mV, for the 20 volt span, 4.88mV. If a 10.24V range is desired (nominal 2.5mV/bit), the gain trimmer (R2) should be replaced by a 50 $\Omega$  resistor, and a 200 $\Omega$  trimmer inserted in series with the analog input to pin 13 (for a full scale range of 20.48V (SmV-bit), use a 50 $\Omega$  trimmer into pin 14). The gain trim described below is now done with these trimmers. The nominal input impedance into pin 13 is 5k $\Omega$ , and 10k $\Omega$  into pin 14

#### UNIPOLAR CALIBRATION

The AD574A is intended to have a nominal ½LSB offset so that the exact analog input for a given code will be in the middle of that code 'halfway between the transitions to the codes above

## AD574A Analog Circuit Details

and below it). Thus, when properly calibrated, the first transition (from 0000 0000 0000 to 0000 0000 0001) will occur for an input level of + 1/2LSB (1.22mV for 10V range).

If pin 12 is connected to pin 9, the unit typically will behave in this manner, within specifications. If the offset trim (R1) is used, it should be trimmed as above, although a different offset can be set for a particular system requirement. This circuit will give approximately  $\pm 15$ mV of offset trim range.

The full scale trim is done by applying a signal 1 1/2LSB below the nominal full scale (9.9963 for a 10V range). Trim R2 to give the last transition (1111 1111 1110 to 1111 1111 1111).

#### **BIPOLAR OPERATION**

The connections for bipolar ranges are shown in Figure 4. Again, as for the unipolar ranges, if the offset and gain specifications are sufficient, one or both of the trimmers shown can be replaced by a  $50\Omega \pm 1\%$  fixed resistor. The analog input is applied as for the unipolar ranges. Bipolar calibration is similar to unipolar calibration. First, a signal %LSB above negative full scale (-4.9988V for the  $\pm$  5V range) is applied and R1 is trimmed to give the first transition (0000 0000 0000 0000 0000). Then a signal 1%LSB below positive full scale (+4.9963V for the  $\pm$  5V range) is applied and R2 trimmed to give the last transition (111) 1111 1110.



Figure 4. Bipolar Input Connections

#### **GROUNDING CONSIDERATIONS**

The analog common at pin 9 is the ground reference point for the internal reference and is thus the "high quality" ground for the AD574A; it should be connected directly to the analog reference point of the system. In order to achieve all of the high accuracy performance available from the AD574A in an environment of high digital noise content, it is required that the analog and digital commons be connected together at the package. In some situations, the digital common at pin 15 can be connected to the most convenient ground reference point; analog power return is preferred.

ANALOG-TO-DIGITAL CONVERTERS VOL. 1, 10-61

#### CONVERSION START/DATA READ CONTROL LOGIC

The AD574A contains on-chip logic to provide conversion initiation and data read operations from signals commonly available in microprocessor systems. Figure 5 shows the internal logic circuitry of the AD574A.



Figure 5. AD574A Control Logic

The control signals CE, CS, and R/C control the operation of the converter. The state of R/C when CE and  $\overline{CS}$  are both asserted determines whether a data read (R/C = 1) or a convert (R/C =0) is in progress. The register control inputs Ao and 12/8 control conversion length and data format. The  $A_0$  line is usually tied to the least significant bit of the address bus. If a conversion is started with  $A_0$  low, a full 12-bit conversion cycle is initiated. If Ao is high during a convert start, a shorter 8-bit conversion cycle results. During data read operations, Ao determines whether the three-state buffers containing the 8 MSBs of the conversion result (A<sub>0</sub> = 0) or the 4 LSBs (A<sub>0</sub> = 1) are enabled. The 12/8pin determines whether the output data is to be organized as two 8-bit words (12/8 tied to DIGITAL COMMON) or a single 12-bit word (12/8 tied to VLOGIC). The 12/8 pin is not TTLcompatible and must be hard-wired to either VLOGIC or DIG-ITAL COMMON. In the 8-bit mode, the byte addressed when Ao is high contains the 4 LSBs from the conversion followed by four trailing zeroes. This organization allows the data lines to be overlapped for direct interface to 8-bit buses without the need for external three-state buffers

It is not recommended that  $A_O$  change state during a data read operation. Asymmetrical enable and disable times of the three-state buffers could cause internal bus contention resulting in potential damage to the AD574A.

An output signal, STS, indicates the status of the converter. STS goes high at the beginning of a conversion and returns low when the conversion cycle is complete.

CE	CS	R/C	12/8	Ao	Operation	
0	Х	X	Х	X	None	
х	1	х	х	х	None	
1	0	0	Х 🗥 .	0	Initiate 12-Bit Conversion	
ł	0	0	Х·	1	Initiate 8-Bit Conversion	
1	0	1	Pin I	х	Enable 12-Bit Parallel Output	
1	0	1	Pin 15	0	Enable 8 Most Significant Bits	
١	0	1	Pin 15	1	Enable 4LSBs + 4 Trailing Zero	)C1

Table I. AD574A Truth Table

VOL I, 10-62 ANALOG-TO-DIGITAL CONVERTERS

#### TIMING

The AD574A is easily interfaced to a wide variety of microprocessors and other digital systems. Discussion of the timing requirements of the AD574A control signals will provide the system designer with useful insight into the operation of the device.

Figure 6 shows a complete timing diagram for the AD574A convert start operation. R/C should be low before both CE and  $\overline{CS}$  are asserted; if  $R/\overline{C}$  is high, a read operation will momentarily occur, possibly resulting in system bus contention. Either CE or  $\overline{CS}$  may be used to initiate a conversion. As shown in Figure 6,



Figure 6. Convert Start Timing

CE is used. If  $\overline{CS}$  is used to trigger conversion or if the specified set-up times are not met, appropriately longer pulses are necessary (to provide at least 200ns when  $R/\overline{C}$ , CE, and  $\overline{CS}$  are all valid). Note that CE includes one less propagation delay than  $\overline{CS}$  and is therefore the faster input.

Once a conversion is started and the STS line goes high, convert start commands will be ignored until the conversion cycle is complete. The output data buffers cannot be enabled during conversion.

#### CONVERT START TIMING - FULL CONTROL MODE

Symbol	Parameter	Min	Тур	Маз	Unit
tosc.	STS Delay from CE			300	រាន
HEC	CE Pulse Width	300			8
Isse	CS to CE Serup	300			កទ
Liesc	CS Low During CE High	200			ns
ISBC	R/G to CE Setup	250			ns
time:	R/C Low During CE High	200			ns
ISAC	Ao to CE Setup	0			ns
HAC	Ao Valid During CE High	300			ns
k	Conversion Time				
	8-Bit Cvale	10		24	<i>د</i> مر
	12-Bit Cycle	15		3.5	2.04

Figure 7 shows the timing for data read operations. The AD574A differs from the original AD574 design in that the three-state output buffers feature faster access time and shorter data latency.



Figure 7 Read Cycle Timing

times. This speed improvement simplifies the interface to faster microprocessors. During data read operations, access time is measured from the point where CE and  $R\sqrt{C}$  both are high (assuming CS is already low). If CS is used to enable the device, access time is extended by 100ns.

In the 8-bit bus interface mode (12/8 input wired to DIGITAL COMMON), the address bit, A<sub>0</sub>, must be stable at least 150ns prior to CE going high and must remain stable during the entire read cycle. If A<sub>0</sub> is allowed to change, damage to the AD574A output buffers may result.

#### READ TIMING-FULL CONTROL MODE

Symbol	Parameter	Min	Тур	Max	Units
(DD <sup>1</sup>	Access Time (from CE)		210	250	20
(HD	Data Valid after CE Low	25			21
tHL.	Output Floer Delay		110	150	24
LCCR.	CS to CE Setup	150			
ISBR	R/C to CE Setup	0			24
ISAR	Ag to CE Serup	150			214
LICER	CS Valid After CE Low	50			65
LINK	R/C High After CE Low	0			214
Lara m	An Valid After CE low	50			83

I too is measured with the load circuit of Figure 8 and defined as the time required for mittant to come 0.4V as 2.4V.

 $t_{eq}$ , is defined as the time maximal for the data lines to the age 4.5V then had ad the concut of Figure 9.



a. High-Z to Logic 1 b. High-Z to Logic 0 Figure 8. Load Circuit for Access Time Test



a. Logic 1 to High-Z b. Logic 0 to High-Z

Figure 9. Load Circuit for Output Float Delay Test

#### "STAND-ALONE" OPERATION

The AD574A can be used in a "stand-alone" mode, which is useful in systems with dedicated input ports available and thus not requiring full bus interface capability.

In this mode, CE and 12/8 are wired high,  $\overline{CS}$  and  $A_{\odot}$  are wired low, and conversion is controlled by  $R/\overline{C}$ . The three-state buffers are enabled when  $R/\overline{C}$  is high and a conversion starts when  $R/\overline{C}$ goes low. This gives rise to two possible control signals-a high pulse or a low pulse. Operation with a low pulse is shown in Figure 10. In this case, the outputs are forced into the high-



Figure 10. Low Pulse for R/C – Outputs Enabled After Conversion

## AD574A Digital Circuit Details

impedance state in response to the falling edge of  $R/\overline{C}$  and return to valid logic levels after the conversion cycle is completed. The STS line goes high 500ns after  $R/\overline{C}$  goes low and returns low 300ns after data is valid.

If conversion is initiated by a high pulse as shown in Figure 11, the data lines are enabled during the time when R/C is high. The falling edge of R/C starts the next conversion and the data lines return to three-state (and remain three-state) until the next high pulse of R/C.



Figure 11. Low Pulse for R/C – Outputs Enabled While R/CHigh, Otherwise High-Z

#### STAND-ALONE MODE TIMING

Symbol	Parameter	Min	Тур	Max	Units	
<sup>t</sup> HRL	Low R/C Pulse Width	350			ns	
(DS	STS Delay from R/C			500	ns 🔛	2
LHDR	Data Valid After R/C Low	25			ns	
t <sub>HIL</sub>	Output Float Delay		110	150	ns	
tHS	STS Delay After Data Valid	300		1000	ns	
THRH	High R/C Pulse Width	250			ns	
DDR	Data Access Time			250	ns	

INTERFACING THE AD574A TO MICROPROCESSORS The control logic of the AD574A makes direct connection to most microprocessor system buses possible. While it is impossible to describe the details of the interface connections for every microprocessor type, several representative examples will be described here.

#### GENERAL A/D CONVERTER INTERFACE CONSIDERATIONS

Analog-to-digital converters, like any I-O device, may be interfaced to microprocessors by several methods. These methods include (but are not limited to) direct memory access, isolated or accumulator I/O, and memory-mapped I/O. Direct memory access (DMA) is the fastest, since conversions occur automatically and data updates into memory are transparent to the processor. DMA logic is very processor-dependent and makes use of dedicated specialized hardware.

Memory-mapped and accumulator I/O are more often used and somewhat easier to understand. Memory-mapped I/O assigns the I/O device to one or more locations in the memory space of the microprocessor. This technique has the advantage that the full range of memory reference instructions may be used to operate on the data. The potential disadvantages include uniting the memory space available for program and data memory somewhat more complex address decoding ind more difficult isolation of device select pulses for system debugging. Many processors offer only memory-mapped I/O

Accumulator I/O uses a set of control signals which are Chinas and different from the memory control signals. These control signals, combined with the address bus, serve to define chotalis

ANALOG-TO-DIGITAL CONVERTERS VOL. 1. 10-63

times. This speed improvement simplifies the interface to faster, microprocessors. During data read operations, access time is measured from the point where CE and  $R\overline{C}$  both are high (assuming  $\overline{CS}$  is already low). If  $\overline{CS}$  is used to enable the device, access time is extended by 100ns.

In the 8-bit bus interface mode  $(12/\overline{8} \text{ input wired to DIGITAL COMMON})$ , the address bit, A<sub>0</sub>, must be stable at least 150ns prior to  $\overline{CE}$  going high and must remain stable during the entire read cycle. If A<sub>0</sub> is allowed to change, damage to the AD574A output buffers may result.

READ TIMING - FULL CONTROL MODE

Symbol	Parameter	Min	Тур	Max	Unit
4001	Access Time (from CE)		210	250	84
400	Data Valid after CE Low	25			0.6
40.2	Output Float Delay		110	150	04
Less	CS to CE Scoup	150			-
LSRR.	R/C to CE Settip	0			84
LEAR	Ag to CE Serup	150			24
THESE	CS Valid After CE Low	50			05
LINKA	R/C High After CE Low	0			84
HAR	Ao Valid After CE low	50			05

 $t_{DD}$  is measured with the load circuit of Figure 4 and defined as the tone required for an enzyst in cross 0.4V or 2.4V.

Long, at elements at the const required has the data lanes in change 0.3V when landed with the carcast of Figure 9.



a. High-Z to Logic 1 b. High-Z to Logic 0 Figure 8. Load Circuit for Access Time Test



Figure 9. Load Circuit for Output Float Delay Test

#### "STAND-ALONE" OPERATION

The AD574A can be used in a "stand-alone" mode, which is useful in systems with dedicated input ports available and thus not requiring full bus interface capability.

In this mode, CE and 12/8 are wired high, CS and  $A_0$  are wired low, and conversion is controlled by R/C. The three-state buffers are enabled when R/C is high and a conversion starts when R/C goes low. This gives rise to two possible control signals-a high pulse or a low pulse. Operation with a low pulse is shown in Figure 10. In this case, the outputs are forced into the high-



Figure 10. Low Pulse for R/C – Outputs Enabled After Conversion

## AD574A Digital Circuit Details

impedance state in response to the falling edge of  $R/\overline{C}$  and return to valid logic levels after the conversion cycle is completed. The STS line goes high 500ns after  $R/\overline{C}$  goes low and returns low 300ns after data is valid.

If conversion is initiated by a high pulse as shown in Figure 11, the data lines are enabled during the time when  $R/\overline{C}$  is high. The falling edge of  $R/\overline{C}$  starts the next conversion and the data lines return to three-state (and remain three-state) until the next high pulse of  $R/\overline{C}$ .



Figure 11. Low Pulse for R/C – Outputs Enabled While  $R.\overline{C}$ High, Otherwise High-Z

#### STAND-ALONE MODE TIMING

Symbol	Parameter	Min	Тур	Max	Units
LHRL	Low R/C Pulse Width	350			ns în
t <sub>DS</sub>	STS Delay from R/C			500	ns
LHDR	Data Valid After R.C.Low	25			ns
t <sub>HL</sub>	Output Float Delay		110	150	ns
tHS	STS Delay After Data Valid	30C		1000	ns
tHRH	High R/C Pulse Width	250			ns
loop	Data Access Time			250	ns

INTERFACING THE AD574A TO MICROPROCESSORS The control logic of the AD574A makes direct connection to most microprocessor system buses possible. While it is impossible to describe the details of the interface connections for every microprocessor type, several representative examples will be described here.

## GENERAL A/D CONVERTER INTERFACE CONSIDERATIONS

Analog-to-digital converters, like any I/O device, may be interfaced to microprocessors by several methods. These methods include (but are not limited to) direct memory access, isolated or accumulator I/O, and memory-mapped I/O. Direct memory access (DMA) is the fastest, since conversions occur automatically and data updates into memory are transparent to the processor. DMA logic is very processor-dependent and makes use of dedicated specialized hardware.

Memory-mapped and accumulator I/O are more often used and somewhat easier to understand. Memory-mapped I/O assigns the I/O device to one or more locations in the memory space 3 the microprocessor. This technique has the advantage that the full range of memory reference instructions may be used to operate on the data. The potential disadvantages include limiting the memory space available for program and data memory somewhat more complex address decoding and more difficult isolation of device select pulses for system debugging. Many processors offer only memory-mapped I/O

Accumulator 1 O uses a set of control signals, which are distinct and different from the memory control signals. These control signals, combined with the address bus, serve to define a totally

ANALOG-TO-DIGITAL CONVERTERS VOL. 1, 10-63

separate I/O address space. This architecture is simpler from a hardware standpoint, since address decoding requirements are less severe and distinct I/O read and write pulses are more easily located for system debugging purposes. However, processors using accumulator I/O generally can only send data to an output device from the accumulator. This can make the software more cumbersome, since processor-controlled transfers of I/O device data to a memory location cannot be accomplished in a single instruction.

A typical A/D converter interface routine involves several operations. First, a write to the ADC address initiates a conversion. The processor must then wait for the conversion cycle to complete, since most integrated circuit ADCs take longer than one instruction cycle to complete a conversion. Valid data can, of course, only be read after the conversion is complete. The AD574A provides an output signal (STS) which indicates when a conversion is in progress. This signal can be polled by the processor by reading it through an external three-state buffer (or other input port): The STS signal can also be used to generate an interrupt upon completion of conversion, if the system timing requirements are critical (bear in mind that the maximum conversion time of the AD574A is only 35 microseconds) and the processor has other tasks to perform during the ADC conversion cycle. Another possible time-out method is to assume that the ADC will take 35 microseconds to convert, and insert a sufficient number of "do-nothing" instructions to ensure that 35 microseconds of processor time is consumed.

Once it is established that the converter is-done with its cycle, the data can be read. In the case of an ADC of 8-bit resolution (or less), a single data read operation is sufficient. In the case of converters with more data bits than are available on the bus, a choice of data formats is required, and multiple read operations are needed. The AD574A includes internal logic to permit direct interface to 8-bit or 16-bit data buses, selected by connection of the 12/8 input. In 16-bit bus applications (12/8 high) the data lines (DB11 through DB0) may be connected to either the 12 most significant or 12 least significant bits of the data bus. The remaining four bits should be masked in software. The interface to an 8-bit data bus  $(12/\overline{8} \text{ low})$  is done in a left-justified format. The even address (A0 low) contains the 8MSBs (DB11 through DB4). The odd address (A0 high) contains the 4LSBs (DB3 through DB0) in the upper half of the byte, followed by four trailing zeroes, thus eliminating bit masking instructions.

	D7							De
EZZBIEVEN ADDAL.	D611 (MS8)	DB10	089	0484	D67	D64	065	084
83811000 ADDRI	083	042	081	080	•	•	•	. •

Figure 12. AD574A Data Format for 8-Bit Bus

It is not possible to rearrange the AD574A data lines for right-justified 8-bit bus interface.

The AD574A three-state buffers feature access times and data latency times comparable to presently-available memory devices. Therefore, the AD574A can interface directly to many processor buses without the need for wait states or external data buffers.

SPECIFIC PROCESSOR INTERFACE EXAMPLES 6800/6502-Type Systems

The control signals and bus architecture of the 6800 series and 6502 series microprocessors are very similar. In each, the state of the R/W signal at the rising edge of the B2 (or equivalent) clock establishes whether a memory read or write is in progress. The memory address being exercised is signaled by decoding the address bits to (usually) an active low signal.

VOL. I, 10-64 ANALOG-TO-DIGITAL CONVERTERS

This control structure is directly compatible with the AD574A. The  $R\overline{W}$  line can be used for  $R\overline{C}$ , the active-low decoded base address (the AD574A occupies two memory locations) is applied to  $\overline{CS}$ , and 92 is used for CE. The least-significant address line ties to the AD574A A0 input.

In this interface, the processor can write to one address (A0 low) to start a full 12-bit conversion or another address (A0 high) to start a short 8-bit conversion. The contents of the data bus are meaningless during these writes. After sufficient time has passed for the conversion to complete, the processor can read the data in the two memory locations occupied by the AD574A. The even location (A0 low) contains the eight MSBs and the odd location contains the four LSBs and four trailing zeroes.

The AD574A may be used directly with 6800 series processors running at clock speeds up to 1.5MHz.



Figure 13. AD574A-6800/6502 Interface Connections

#### 8085A Interface

The 8085A microprocessor uses a multiplexed address/data bus. At the beginning of a machine cycle, this bus contains the low byte of the address being exercised. The ALE output signal is available to strobe a latch to hold the low address byte. For the rest of the machine cycle, this bus carries data to or from the CPU.

The 8085A can use either accumulator I/O or memory-mapping for I/O devices. The system  $\overline{RD}$  and  $\overline{WR}$  are gated with  $IO/\overline{M}$ to provide distinct I/O read and write signals and memory read and write signals. The control signals required for the AD574A are easily derived from the 8085A control bus.  $\overline{CS}$  is taken from an address decoder on the high-order address bits.  $R/\overline{C}$  can be taken from  $\overline{WR}$  (either I/O write or memory write), AO is tied to the LSB of the address bus, and CE is taken from the output of a NAND gate driven from  $\overline{RD}$  and  $\overline{WR}$ . All bus access and float delay requirements are met for direct bus interface for 8085A clock rates up to 3MHz



Figure 14. AD574A-8085A Direct Bus Interface



separate I/O address space. This architecture is simpler from a hardware standpoint, since address decoding requirements are less severe and distinct I/O read and write pulses are more easily located for system debugging purposes. However, processors using accumulator I/O generally can only send data to an output device from the accumulator. This can make the software more cumbersome, since processor-controlled transfers of I/O device data to a memory location cannot be accomplished in a single instruction.

A typical A/D converter interface routine involves several operations. First, a write to the ADC address initiates a conversion. The processor must then wait for the conversion cycle to complete, since most integrated circuit ADCs take longer than one instruction cycle to complete a conversion. Valid data can, of course, only be read after the conversion is complete. The AD574A provides an output signal (STS) which indicates when a conversion is in progress. This signal can be polled by the processor by reading it through an external three-state buffer (or other input port): The STS signal can also be used to generate an interrupt upon completion of conversion, if the system timing requirements are critical (bear in mind that the maximum conversion time of the AD574A is only 35 microseconds) and the processor has other tasks to perform during the ADC conversion cycle. Another possible time-out method is to assume that the ADC will take 35 microseconds to convert, and insert a sufficient number of "do-nothing" instructions to ensure that 35 microseconds of processor time is consumed.

Once it is established that the converter is done with its cycle, the data can be read. In the case of an ADC of 8-bit resolution (or less), a single data read operation is sufficient. In the case of converters with more data bits than are available on the bus, a choice of data formats is required, and multiple read operations are needed. The AD574A includes internal logic to permit direct interface to 8-bit or 16-bit data buses, selected by connection of the 12/8 input. In 16-bit bus applications (12/8 high) the data lines (DB11 through DB0) may be connected to either the 12 most significant or 12 least significant bits of the data bus. The remaining four bits should be masked in software. The interface to an 8-bit data bus (12/8 low) is done in a left-justified format. The even address (A0 low) contains the 8MSBs (DB11 through DB4). The odd address (A0 high) contains the 4LSBs (DB3 through DB0) in the upper half of the byte, followed by four trailing zeroes, thus eliminating bit masking instructions.

	07								
XXX0 (EVEN ADDR)	De11 .MS81	Dete	DB9	Debi	087	DM	086	064	
#881 (000 A004)	0%J	062	081	000	•			•	

Figure 12. AD574A Data Format for 8-Bit Bus

It is not possible to rearrange the AD574A data lines for right-justified 8-bit bus interface.

The AD574A three-state buffers feature access times and data latency times comparable to presently-available memory devices. Therefore, the AD574A can interface directly to many processor buses without the need for wait states or external data buffers. SPECIFIC PROCESSOR INTERFACE EXAMPLES

6800/6502-Type Systems The control signals and bus architecture of the 6800 series and 6502 series microprocessors are very similar. In each, the state of the R/W signal at the rising edge of the  $\emptyset$ 2 or equivalent) clock establishes whether a memory read or write is in progress. The memory address being exercised is signaled by decoding the address bits to (usually) an active low signal.

VOL. I, 10-64 ANALOG-TO-DIGITAL CONVERTERS

This control structure is directly compatible with the AD574A. The  $R/\overline{W}$  line can be used for  $R/\overline{C}$ , the active-low decoded base address (the AD574A occupies two memory locations) is applied to  $\overline{CS}$ , and  $\mathfrak{D}2$  is used for CE. The least-significant address line ties to the AD574A A0 input.

In this interface, the processor can write to one address (A0 low) to start a full 12-bit conversion or another address (A0 high) to start a short 8-bit conversion. The contents of the data bus are meaningless during these writes. After sufficient time has passed for the conversion to complete, the processor can read the data in the two memory locations occupied by the AD574A. The even location (A0 low) contains the eight MSBs and the odd location contains the four LSBs and four trailing zeroes.

The AD574A may be used directly with 6800 series processors running at clock speeds up to 1.5MHz.



Figure 13. AD574A-6800 6502 Interface Connections

#### 8085A Interface

The 8085A microprocessor uses a multiplexed address/data bus. At the beginning of a machine cycle, this bus contains the low byte of the address being exercised. The ALE output signal is available to strobe a latch to hold the low address byte. For the rest of the machine cycle, this bus carries data to or from the CPU.

The 8085A can use either accumulator 1/O or memory-mapping for 1/O devices. The system RD and WR are gated with IO/Mto provide distinct I/O read and write signals and memory read and write signals. The control signals required for the AD574A are easily derived from the 8085A control bus.  $\overline{CS}$  is taken from an address decoder on the high-order address bits.  $R/\overline{C}$  can be taken from WR (either 1/O write or memory write), AO is tied to the LSB of the address bus, and CE is taken from the output of a NAND gate driven from RD and WR. All bus access and float delay requirements are met for direct bus interface for 8085A clock rates up to  $3MH_2$ 



Figure 14. AD574A-8085A Direct Bus Interface

In 8085A systems running at high clock frequencies some external circuitry is required. First, the AD574A delay from CE going low to the data lines going into three-state will cause a bus conflict when the 8085A sends out the low byte of the next instruction address. This conflict will occur if the AD574A data outputs are tied directly to the 8085A bus. In systems where bus transceivers (e.g., 74L5245, 8286, etc.) are used to separate the address and data lines, the conflict is eliminated. The transceivers are disabled at the end of the read cycle and thus isolate the AD574A from the 8085A bus. Since most systems incorporate such buffers, this does not add to system complexity.

A second consideration when interfacing to higher speed 8085A systems is the width of the convert start pulse. The WR pulse from a 5MHz 8085A is only guaranteed to be 230 nanoseconds wide and is thus not long enough to initiate a conversion. There are two solutions to this problem. One possibility is to use a dual D-type flip-flop connected as shown in Figure 15 to insert a single wait state in read and write operations directed towards the AD574A. Another solution is to substitute the earlier-occurring S1 and S0 outputs from 8085A for RD and WR in the circuit of Figure 14 to generate the required control signals. It is important that bus transceivers be employed if S1 and S0 are used for control signals since these signals remain active longer than RD and WR, enabling the AD574A output buffers in read operations for too long, causing potential bus conflicts.



Figure 15. Wait State Generator for 5MHz 8085A Interface Z-80 System Interface

The Z-80 series of 8-bit microprocessors, like the 8085A, offers both memory-mapped and accumulator I/O capability. While the 8085A only includes two instructions for accumulator I/O (IN and OUT), the Z-80 I/O instruction set is considerably more extensive.

The control signals available on the Z-80 include  $\overline{MREQ}$ ,  $\overline{IORQ}$ , RD, and WR. The RD and WR signals indicate direction of data flow while  $\overline{MREQ}$  and  $\overline{IORQ}$  determine whether the read or write cycle in progress is a memory or I/O cycle. During I/O reads and writes, only 8 address lines are active (as in the 8085A). An interesting feature of the Z-80 is that I/O read and write cycles are automatically extended by one clock cycle (one wait state is inserted) and are thus slower. The Z-80 control signal connections to the AD574A are identical to the 8085A

The AD574A can be interfaced to Z-80 series processors with clock speeds up to 2.5MHz in the memory address space using the MWR and MRD signals. At higher clock rates (4 and 6MHz), the memory write pulse is not wide enough to properly start a conversion. The extra wait state added during 1 O write operations will extend this pulse to a suitable width at clock rates up to 6MHz so that accumulator I/O is possible.

#### INTERFACING THE AD574A TO THE APPLE II COMPUTER

The AD574A can be used to provide a low-cost precision analog input port for the Apple II microcomputer without the need for additional power supplies or extensive digital interface logic. The AD574A can be mounted on a hobby card designed to plug into an Apple II I/O slot.

#### Hardware

All required supply voltages and control signals are available on the Apple's peripheral connectors. Each connector contains, on pin 41, a DEVICE SELECT output which is active when the address bus holds a hexadecimal address between C0n0 and C0nF, where n is equal to the slot number plus 8. This signal can be connected to pin 3 ( $\overline{CS}$ ) of the AD574A. The  $\Phi$ 0 clock on pin 40 of the peripheral connector can be used for the AD574A CE input (pin 6). The AD574A R/C input (pin 5) can be driven directly by the R/W output available on peripheral connector pin 18. Pin 2 of the peripheral connector, A0, connects directly to the AD574A pin 4. The connections between the peripheral connector and the AD574A are shown in Figure 16.



Figure 16. AD574A Connections to Apple II Periphera-Connector

The Apple II represents a relatively hostile electrical environment to the AD574A. The high frequency clocks radiate a large amount of noise which can be inadvertently coupled into analog signal lines. Furthermore, the switching power supply in the Apple is noisy, and this noise will often pollute the analog signals. It is possible, however, by judicious bypassing, decoupling, and ground management, to achieve a data acquisition system with only occasional flicker. A suggested grounding and decoupling scheme is shown in Figure 17.

It is recommended that any signal preamplification used in used a system be physically located outside the Apple cabinet  $\Delta$  (uilscale signal range is less susceptible to electromagnetically coupled interference than a smaller signal range would be. Thus, the preferred method is to deliver a buffered, high-level signal the AD574A through a shielded cable. The  $\pm$ 5V or  $\pm$ 10V

ANALOG-TO-DIGITAL CONVERTERS VOL 1. 10-05

In 8085A systems running at high clock frequencies some external circuitry is required. First, the AD574A delay from CE going low to the data lines going into three-state will cause a bus conflict when the 8085A sends out the low byte of the next instruction address. This conflict will occur if the AD574A data outputs are tied directly to the 8085A bus. In systems where bus transceivers (e.g., 74LS245, 8286, etc.) are used to separate the address and data lines, the conflict is eliminated. The transceivers are disabled at the end of the read cycle and thus isolate the AD574A from the 8085A bus. Since most systems incorporate such buffers, this does not add to system complexity.

A second consideration when interfacing to higher speed 8085A systems is the width of the convert start pulse. The WR pulse from a SMHz 8085A is only guaranteed to be 230 nanoseconds wide and is thus not long enough to initiate a conversion. There are two solutions to this problem. One possibility is to use a dual D-type flip-flop connected as shown in Figure 15 to insert a single wait state in read and write operations directed towards the AD574A. Another solution is to substitute the earlier-occurring S1 and S0 outputs from 8085A for RD and WR in the circuit of Figure 14 to generate the required control signals. It is important that bus transceivers be employed if S1 and S0 are used for control signals since these signals remain active longer than RD and WR, enabling the AD574A output buffers in read operations for too long, causing potential bus conflicts.



Figure 15. Wait State Generator for 5MHz 8085A Interface Z-80 System Interface

The Z-80 series of 8-bit microprocessors, like the 8085A, offers both memory-mapped and accumulator I/O capability. While the 8085A only includes two instructions for accumulator I/O (IN and OUT), the Z-80 I/O instruction set is considerably more extensive.

The control signals available on the Z-80 include  $\overline{MREQ}$ ,  $\overline{IORQ}$ ,  $\overline{RD}$ , and  $\overline{WR}$ . The  $\overline{RD}$  and  $\overline{WR}$  signals indicate direction of data flow while  $\overline{MREQ}$  and  $\overline{IORQ}$  determine whether the read or write cycle in progress is a memory or 1/O cycle. During 1/O reads and writes, only 8 address lines are active (as in the 8085A). An interesting feature of the Z-80 is that 1/O read and write cycles are automatically extended by one clock cycle (one wait state is inserted) and are thus slower. The Z-80 control signal connections to the AD574A are identical to the 8085A

The AD574A can be interfaced to Z-80 series processors with clock speeds up to 2.5MHz in the memory address space using the MWR and MRD signals. At higher clock rates (4 and 6MHz), the memory write pulse is not wide enough to properly start a conversion. The extra wait state added during 1/O write operations will extend this pulse to a suitable width at clock rates up to 6MHz so that accumulator L/O is possible.

#### INTERFACING THE AD574A TO THE APPLE II COMPUTER

The AD574A can be used to provide a low-cost precision analog input port for the Apple II microcomputer without the need for additional power supplies or extensive digital interface logic. The AD574A can be mounted on a hobby card designed to plug into an Apple II I/O slot.

#### Hardware

All required supply voltages and control signals are available on the Apple's peripheral connectors. Each connector contains, on pin 41, a DEVICE SELECT output which is active when the address bus holds a heradecimal address between C000 and C0nF, where n is equal to the slot number plus 8 This signal can be connected to pin 3 ( $\overline{CS}$ ) of the AD574A. The  $\Phi0$  clock on pin 40 of the peripheral connector can be used for the AD574A CE input (pin 6). The AD574A R/C input (pin 5) can be driven directly by the R/ $\overline{W}$  output available on peripheral connector pin 18. Pin 2 of the peripheral connector, A0, connects directly to the AD574A pin 4. The connections between the peripheral connector and the AD574A are shown in Figure 16.



Figure 16. AD574A Connections to Apple II Peripheral Connector

The Apple II represents a relatively hostile electrical environment to the AD574A. The high frequency clocks radiate a large amount of noise which can be inadvertently coupled into analog signal lines. Furthermore, the switching power supply in the Apple is noisy, and this noise will often pollute the analog signals. It is possible, however, by judicious bypassing, decoupling, and ground management, to achieve a data acquisition system with only occasional flicker. A suggested grounding and decoupling scheme is shown in Figure 17.

It is recommended that any signal preamplification used in such a system be physically located outside the Apple cabinet |A| unlescale signal range is less susceptible to electromagnetically coupled interference than a smaller signal range would be. Thus, the preferred method is to deliver a buffered, high-level signal, if the AD\$74A through a shielded cable. The  $\pm 5V$  or  $\pm 100$ 

ANALOG-TO-DIGITAL CONVERTERS VOL. 1. 10-65



# **Monolithic Function Generator**

#### GENERAL DESCRIPTION

The XR-2206 is a monolithic function generator integrated circuit capable of producing high quality sine, square, triangle, ramp, and pulse waveforms of highstability and accuracy. The output waveforms can be both amplitude and frequency modulated by an external voltage. Frequency of operation can be selected externally over a range of 0.01 Hz to more than 1 MHz.

The circuit Is ideally suited for communications, instrumentation, and function generator applications requiring sinusoidal tone, AM, FM, or FSK generation. It has a typical drift specification of 20 ppm/°C. The oscillator trequency can be linearly swept over a 2000:1 frequency range, with an external control voltage, having a very small affect on distortion.

#### FEATURES

Low-Sine Wave Distortion	.,0.5	%, Typical
Excellent Temperature Stability	20 ppm/	C, Typical
Wide Sweep Range	2000	:1, Typical
Low-Supply Sensitivity	0.01%	V, Typical
Linear Amplitude Modulation		
TTL Compatible FSK Controls		
Wide Supply Range		10V to 26V
Adjustable Duty Cycle	1	% to 99%

#### APPLICATIONS

Waveform Generation Sweep Generation AM/FM Generation V/F Conversion FSK Generation Phase-Locked Loops (VCO)

ABSOLUTE MAXIMUM RATINGS

`	26V	
	750 mW	
~	5 mW/°C	
	6 mA	
-65°C	to +150°C	
÷	– 65°C	26V 750 mW 5 mW/°C 6 mA – 65°C to + 150°C

#### FUNCTIONAL BLOCK DIAGRAM



#### ORDERING INFORMATION

Part Number	Package
XR-2206M	Ceramic
XR-2206N	Ceramic
XR-2206P	Plastic
XR-2206CN	Ceramic
XR-2206CP	Plastic

0perating Temperature -55°C to + 125°C 0°C to + 70°C 0°C to +70°C 0°C to +70°C 0°C to +70°C

#### SYSTEM DESCRIPTION

The XR-2206 is comprised of four functional blocks; a voltage-controlled oscillator (VCO), an analog multiplier and sine-shaper; a unity gain buffer amplifier) and a set of current switches.

The VCO actually produces an output frequency proportional to an input current, which is produced by a resistor from the timing terminals to ground. The current switches route one of the timing pins current to the VCO controlled by an FSK input pin, to produce an output frequency. With two timing pins, two discrete output frequencies can be independently produced for FSK Generation Applications.

# XR-2206

#### ELECTRICAL CHARACTERISTICS

**Test Canditions:** Test Circuit of Figure 1, V<sup>+</sup> = 12V,  $T_A = 25^\circ$ , C = 0.01  $\mu$ F, R<sub>1</sub> = 100 kΩ, R<sub>2</sub> = 10 kΩ, R<sub>3</sub> = 25 kΩ suppress otherwise specified. S<sub>1</sub> open for triangle, closed for sine wave.

	XR-2206M			25 3	XR-2206C			14.5 T 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
PARAMETERS	MIN	TYP	MAX	MIN	+ TYP:	MAX	UNITS	CONDITIONS
GENERAL CHARACTERISTICS			12	4		-	i) iii	· · · · · · · · · · · · · · · · · · ·
Single Supply Voltage	10		26	10	1.7	26	V.	
Split-Supply Voltage	±5		±13	±5		±13	V	
Supply Current		12	17	1	14	20	mA	R <sub>1</sub> ≥ 10 kΩ
OSCILLATOR SECTION				3	1.00	-		
Max. Operating Frequency	0.5	1		0.5	1 1		MHz	$C = 1000 \text{ pF} \text{B}_1 = 1 \text{ k} \text{ 0}$
Lowest Practical Frequency		0.01	1.1	0.0	0 01		Hz	$C = 50 \ \mu F R_1 = 2 M \Omega$
Frequency Accuracy		.±1	· ± 4	Ś. 4	-+2		% of to	$f_{0} = 1/B_{1}C_{1}$
Temperature Stability	. e. *	±10	± 50	· ·	±20	1. 1	Dout/•C	$0^{\circ}C \leq T_{A} \leq 70^{\circ}C$
				-			1	$R_1 = R_2 = 20 k \Omega$
Supply Sensitivity	1000	0.01	0.1		0.01	1	%·/V	VION = 10VI VHIGH =
	-		2	·				20V.
					1.1			$R_1 = R_2 = 20  k  D$
Sweep Range	1000:1	2000:1		•	2000:1		1H=1L	$H = 1k\Omega$
					1	A		1 0 8 = 2 10
Sweep Linearity	- 20			ĺ		С. С. А.		- will - run
10:1 Sween		2			12			$f_{1} = 1 \text{ kHz}$ $f_{11} = 10 \text{ kHz}$
1000:1 Sweep		8			8	4.040	%	$f_1 = 100 \text{ kHz}$ $f_{11} = 100$
		Ĭ		· ·	Ĭ			kHz
FM Distortion	-	0.1		ſ	0.1		%	+ 10% Deviation
Recommended Timing				1				
Components			÷	1		1.1		
Timing Capacitor: C	0.001		100	0.001		100.	L INF	See Figure 4.
Timing Resistors:	1		2000	1		2000	kΩ.	
B1 & B2						1.4		
riangle Sine Wave Output								See Note 1, Floure 2.
Triangle Amplitude	2	160			160		mV/k Ω	Figure 1, S1 Open
Sine Wave Amplitude	40	60	80		60		mV/k Ω	Figure 1, S1 Closed
Max. Output Swing		6	· · ·		6		V p-p	
Output Impedance		600			600		<u></u>	
Triangle Linearity		1			1		%	
Amplitude Stability		0.5		12	0.5		dB	For 1000:1 Sweep
Sine Wave Amplitude		4800			4800		ppm/°C	See Note 2.
Stability				1			1	~
Sine Wave Distortion				}	19			1
Without Adjustment		2.5		}	2.5	1.0	%	$R_1 = 30 k \Omega$
With Adjustment		_0.4	1.0	{	0.5	1.5	%	See Figures 6 and 7.
mplitude Modulation			1	1				1
Input Impedance	50	100		50	100	1	kΩ	1
Modulation Range		100			100	1	%	1 A
Carrier Suppression		<b>5</b> 5			55	l	dB	
Linearity	1.11	2			2		%	For 95% modulation
Square-Wave Output				1		-		
Amplitude		12			: 12		V p·p	Measured at Pin 11.
Rise Time		250			250		nsec	CL = 10 pF
Fall Time		50			50		nsec	$C_L = 10  \text{pF}$
Saturation Voltage		0.2	0.4		0.2	0.6	V	$ I_{L} = 2 \text{ mA}$
Leakage Current		0.1	20		0.1	100	μA	$V_{11} = 26V$
SK Keying Level (Pin 9)	0.8	1.4	2.4	0.8	1.4	2.4	V	See section on circuit
								controls
Reference Bypass Voltage	2.9	3.1	3.3	2.5	3	3.5	V	Measured at Pin 10.

Note 1: Output amplitude is directly proportional to the resistance,  $R_3$ , on Pin 3. See Figure 2. Note 2: For maximum amplitude stability,  $R_3$  should be a positive temperature coefficient resistor.

Ç











Figure 3. Supply Current versus Supply Voltage, Timing, R.



Figure 4. R versus Oscillation Frequency.







Figure 6. Trimmed Distortion versus Timing Resistor.



Figure 7. Sine Wave Distortion versus Operating Frequency with Timing Capacitors Varied.





# XR-2206



Figure 9. Circuit Connection for Frequency Sweep.



Figure 10. Circuit for Sine Wave Generation without External Adjustment. (See Figure 2 for Choice of R<sub>3</sub>).



Figure 12. Sinusoidal FSK Generator.



Figure 11. Circuit for Sine Wave Generation with Minimum Harmonic Distortion. (R3 Determines Output Swing—See Figure 2.)

.1



Figure 13. Circuit for Pulse and Ramp Generation.

#### Frequency-Shift Keying:

The XR-2206 can be operated with two separate timing resistors,  $R_1$  and  $R_2$ , connected to the timing Pin 7 and 8, respectively, as shown in Figure 12. Depending on the polarity of the logic signal at Pin 9, either one or the other of these timing resistors is activated. If Pin 9 is open-circuited or connected to a bias voltage  $\geq 2V$ , only  $R_1$  is activated. Similarly, if the voltage level at Pin 9 is  $\leq 1V$ ; only  $R_2$  is activated. Thus, the output frequency can be keyed between two levels,  $f_1$  and  $f_2$ , as:

#### $f_1 = 1/R_1C$ and $f_2 = 1/R_2C$

For split-supply operation, the keying voltage at Pin 9 is referenced to  $V^{-}$ .

Output DC Level Centrol:

. .

The dc level at the output (Pin 2) is approximately the same as the dc bias at Pin 3. In Figures 10, 11 and 12, Pin 3 is biased midway between V<sup>+</sup> and ground, to give an output dc level of  $\approx V^+/2$ .

#### **APPLICATIONS INFORMATION**

Sine Wave Generation

#### Without External Adjustment:

Figure 10 shows the circuit connection for generating a sinusoidal output from the XR-2206. The potentiometer, R<sub>1</sub> at Pin 7, provides the desired frequency tuning. The maximum output swing is greater than V+72, and the typical distortion (THD) is <2.5%. If lower sine wave distortion is desired, additional adjustments can be provided as described in the following section.

The circuit of Figure 10 can be converted to split-supply operation, simply by replacing all ground connections with  $V^-$ . For split-supply operation,  $R_3$  can be directly connected to ground.

#### With External Adjustment:

The harmonic content of sinusoidal output can be reduced to =0.5% by additional adjustments as shown in Figure 11. The potentiometer,  $R_A$ , adjusts the sineshaping resistor, and  $R_B$  provides the fine adjustment for the waveform symmetry. The adjustment procedure is as follows:

- 1. Set R<sub>B</sub> at midpoint, and adjust R<sub>A</sub> for minimum distortion.
- 2. With R<sub>A</sub> set as above, adjust R<sub>B</sub> to further reduce distortion.

#### Triangle Wave Generation

The circuits of Figures 10 and 11 can be converted to triangle wave generation, by simply open-circuiting Pin 13 and 14 (i.e., S<sub>1</sub> open). Amplitude of the triangle is approximately twice the sine wave output.

#### FSK Generation

Figure 12 shows the circuit connection for sinusoidal FSK signal operation. Mark and space frequencies can be independently adjusted, by the choice of timing resistors,  $R_1$  and  $R_2$ ; the output is phase-continuous during transitions. The keying signal is applied to Pln 9. The circuit can be converted to split-supply operation by simply replacing ground with V $\equiv$ .

#### Pulse and Ramp Generation

Figure 13 shows the circuit for pulse and ramp waveform generation. In this mode of operation, the FSK keying terminal (Pin 9) is shorted to the square-wave output (Pin 11), and the circuit automatically frequency-shift keys itself between two separate frequencies during the positive-going and negative-going output waveforms. The pulse width and duty cycle can be adjusted from 1% to 99%, by the choice of R<sub>1</sub> and R<sub>2</sub>. The values of R<sub>1</sub> and R<sub>2</sub> should be in the range of 1 k $\Omega$  to 2 M $\Omega$ .

#### PRINCIPLES OF OPERATION

#### **Description of Controls**

#### Frequency of Operation:

The frequency of oscillation,  $f_0$ , is determined by the external timing capacitor, C, across Pin 5 and 6, and by the timing resistor, R, connected to either Pin 7 or 8. The frequency is given as:

$$t_0 = \frac{1}{RC} Hz$$

and can be adjusted by varying either R or C. The recommended values of R, for a given frequency range, as shown in Figure 4. Temperature stability is optimum for 4 k $\Omega$  < R < 200 k $\Omega$ . Recommended values of C are from 1000 pF to 100  $\mu$ F.

#### **Frequency Sweep and Modulation:**

Frequency of oscillation is proportional to the total timing current,  $I_T$  drawn from Pin 7 or 8:

$$= \frac{320 \text{ IT} (\text{mA})}{\text{C} (\mu\text{F})} \text{ Hz}$$

Timing terminals (Pin 7 or 8) are low-Impedance points, and are internally biased at + 3V, with respect to Pin 12. Frequency varies linearly with I<sub>T</sub>, over a wide range of current values, from 1  $\mu$ A to 3 mA. The frequency can be controlled by applying a control voltage, V<sub>C</sub>, to the activated timing pin as shown in Figure 9. The frequency of oscillation is related to V<sub>C</sub> as:

$$=\frac{1}{RC}1+\frac{R}{R_{C}}(1-\frac{V_{C}}{3})$$
 Hz

# XR-2206

where  $V_C$  is in volts. The voltage-to-frequency conversion gain, K, is given as:

 $K = \frac{\partial I}{\partial VC} = -\frac{0.32}{R_{C}C} Hz/V$ 

CAUTION: For safety operation of the circuit,  $H_T$  should be limited to  $\leq 3$  mA.

#### Output Amplitude:

Maximum output amplitude is Inversely proportional to the external resistor, R<sub>3</sub>, connected to Pin 3 (see Figure 2). For sine wave output, amplitude is approximately 60 mV peak per k $\Omega$  of R<sub>3</sub>; for triangle, the peak amplitude is approximately 160 mV peak per k $\Omega$  of R<sub>3</sub>. Thus, for example, R<sub>3</sub> = 50 k $\Omega$  would produce approximately ±3V sinusoidal output amplitude.

#### Amptaude Modulation:

Output amplitude can be modulated by applying a dc bias and a modulating signal to Pin 1. The internal impedance at Pin 1 is approximately 100 kD. Output amplitude varies linearly with the applied voltage at Pin 1, for values of dc bias at this pin, within  $\pm 4$  volts of V<sup>+</sup>/2 as shown in Figure 5. As this bias level approaches V<sup>+</sup>/2, the phase of the output signal is reversed, and the amplitude goes through zero. This property is suitable for phase-shift keying and suppressed carrier AM generation. Total dynamic range of amplitude modulation is approximately 55 dB.

CAUTION: AM control must be used in conjunction with a well-regulated supply, since the output amplitude now becomes a function of V+.



#### EQUIVALENT SCHEMATIC DIAGRAM

# FSK Demodulator/Tone Decoder

#### **GENERAL DESCRIPTION**

**X** EXAR

The XR-2211 is a monolithic phase-locked loop (PLL) system especially designed for data communications. It is particularly well suited for FSK modern applications. It operates over a wide supply voltage range of 4.5 to 20V and a wide frequency range of 0.01 Hz to 300 kHz. It can accommodate analog signals between 2 mV and 3V, and can Interface with conventional DTL, TTL, and ECL logic families. The circuit consists of a basic PLL for tracking an input signal within the pass band, a quadrature phase detector which provides carrier detection, and an FSK voltage comparator which provides FSK demodulation. External components are used to independently set center frequency, bandwidth, and output delay. An Internal voltage reference proportional to the power supply provides ratio metric operation for low system performance variations with power supply changes.

The XR-2211 is available in 14 pin DTL ceramic or plastic packages specified for commercial or military temperature ranges.

#### **FEATURES**

 Wide Frequency Range
 0.01 Hz to 300 kHz

 Wide Supply Voltage Range
 4.5V to 20 V

 DTL/TTL/ECL Logic Compatibility
 55K Demodulation, with Carrier Detection

 Wide Dynamic Range
 2 mV to 3 V rms

 Adjustable Tracking Range (± 1% to ±80%)
 20 ppm/°C, typ.

#### APPLICATIONS

FSK Demodulation Data Synchronization Tone Decoding FM Detection Carrier Detection

#### ABSOLUTE MAXIMUM RATINGS

Power Supply	<b>2</b> 0V
Input Signal Level	3V rms
Power Dissipation	
Ceramic Package	750 mW
Derate Above $T_A = +25^{\circ}C$	6 mV/°C
Plastic Package	
Derate Above $T_A = +25^{\circ}C$	5.0 mW/°C

FUNCTIONAL BLOCK DIAGRAM



#### ORDERING INFORMATION

Part Number	Package		<b>Operating Temperature</b>
XR-2211M	Ceramic	1	-55°C to +125°C
XR-2211CN	Ceramic	÷	0°C to +70°C
XR-2211CP	Plastic		0°C to +70°C
XR-2211N	Ceramic	3	-40°C to +85°C
XR-2211P	Plastic		-40°C to +85°C

#### SYSTEM DESCRIPTION

The main PLL within the XR-2211 is constructed from an input preamplifier, analog multiplier used as a phase detector, and a precision voltage controlled oscillator (VCO). The preamplifier is used as a limiter such that input signals above typically 2MV RMS are amplified to a constant high level signal. The multiplying-type phase detector acts as a digital exclusive or gate. Its output (unfiltered) produces sum and difference frequencies of the input and the VCO output, filipput + f input (2f input) and f input - f input (0 Hz) when the phase detector output to remove the "sum" frequency component while passing the difference (DC) component to drive the VCO. The VCO is actually a current controlled oscillator, with its nominal input current (f<sub>0</sub>) set by a resistor (R<sub>0</sub>) to ground and its driving current with a resistor (R<sub>1</sub>) from the phase detector.

The other sections of the XR-2211 act to: determine If the VCO is driven above or below the center frequency (FSK comparator); produced both active high and active low outputs to indicate when the main PLL is in lock (quadrature phase detector and lock detector comparator).

XR-2211

# XR-2211

'n

 $\begin{array}{l} \textbf{ELECTRICAL CHARACTERISTICS} \\ \textbf{Test Conditions: Test Circuit of Figure 1, V^+ = V^- = 6V, T_A = +25^\circ\text{C}, C = 5000 \text{ pF}, R_1 = R_2 = R_3 = R_4 = 20 \text{ k}\Omega, \\ R_L = 4.7 \text{ k}\Omega. \ \text{Binary Inputs grounded, S_1 and S_2 closed, unless otherwise specified.} \end{array}$ 

		12	۰.	•	· 5			
	XR-2	211/22	11M	X	R-2211	C	. H S	
PARAMETER	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS	CONDITIONS
GENERAL		<u> </u>			1			
Supply Voltage Supply Current	4.5	4	20 7	4.5	5	20 9	V mA	$R_0 \ge 10 \text{ k}\Omega$ . See Fig. 4
OSCILLATOR SECTION								
Frequency Accuracy Frequency Stability Temperature Power Supply		±1 ±20 0.05 0.2	±3 ±50 0.5	1.4	±1 ±20 0.05 0.2	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	% ppm/°C %/V	Deviation from $f_0 = 1/R_0C_0$ $R_1 = 1/2$ See Fig. 8. V <sup>+</sup> = 12± 1V. See Fig. 7. V <sup>±</sup> 5 ± 0.5V. See Fig. 7.
Upper Frequency Limit Lowest Practical Operating Frequency Timing Resistor, Ro	100	300	0.01		300 0.01	,	kHz Hz	$R_0 = 8.2 k_0, C_0 = 400 pF$ $R_0 = 2 M_0, C_0 = 50 \mu F$ See Fig. 5.
Operating Range Recommended Range	5 15		2000 100	5 15		2000 100	k0 k0	See Figs. 7 and 8.
LOOP PHASE DETECTOR S	ECTION							
Peak Output Current Output Offset Current Output Impedance MaxImum Swing	±150	±200 ±1 1 ±5	± 300	±100	±200 ±2 1 ±5	±300	μΑ μΑ ΜΩ V	Measured at Pin 11. Referenced to Pin 10.
QUADRATURE PHASE DET	ECTOR				1			Measured at Pin 3.
Peak Output Current Output Impedance Maximum Swing	100	150 1 11			150 1 11		μА ΜΩ V pp	
INPUT PREAMP SECTION					·	19		Measured at Pin 2.
Input Impedance Input Signal Voltage Recuired to Cause Limiting		20 2	10		20 2		kû mV rms	-
VOLTAGE COMPARATOR SE	ECTIONS		A					
Input Impedance Input Blas Current Voltage Gain Output Voltage Low Output Leakage Current	55	2 100 70 300 0.01	-23	55	2 100 70 300 0.01		MQ nA dB mV A	Measured at Pins 3 and 8. $R_L = 5.1 \text{ k}\Omega$ $I_C = 3 \text{ mA}$ $V_O = 12V$
INTERNAL REFERENCE	······		• ·	1				· · · · · · · · · · · · · · · · · · ·
Voltage Level Output Impedance	4.9	5.3 100	5.7	4.75	5.3 100	5.85	V Q	Measured at Pin 10.

5 .

# XR-2211

g. Total Loop Gain, KT.

 $K_T = 2\pi K \phi K_0 = 4/C_0 R_1$  rad/sec/volt

10. Peak Phase Detector Current IA:

IA = VR (volts)/25 mA

#### APPLICATIONS INFORMATION

#### FSK DECODING:

Figure 9 shows the basic circuit connection for FSK decoding. With reference to Figures 2 and 9, the functions of external components are defined as follows:  $R_0$ and  $C_0$  set the PLL center frequency,  $R_1$  sets the system bandwidth, and C1 sets the loop lilter time constant and the loop damping factor.  $C_F$  and  $R_F$  form a one-pole post-detection filter for the FSK data output. The resistor  $R_B$  (= 510 KΩ) from Pin 7 to Pin 8 introduces positive feedback across the FSK comparator to facilitate rapid transition between output logic states.

Recommended component values for some of the most commonly used FSK bands are given in Table 1.

#### Design Instructions:

The circuit of Figure 9 can be tailored fcr any FSK decoding application by the choice of five key circuit components:  $R_0$ ,  $R_1$ ,  $C_0$ ,  $C_1$  and  $C_F$  For a given set of FSK mark and space frequencies,  $f_1$  and  $f_2$ , these parameters can be calculated as follows:

a) Calculate PLL center frequency, fo:

$$f_0 = \frac{f_1 + f_2}{2}$$

 b) Choose value of timing resistor R<sub>0</sub>, to be in the range of 10 KΩ to 100 KΩ. This choice is arbitrary.



 $\frac{V_{\text{IN-MINIMUM}}}{\text{IPEAR}} = V^{+} \left[ \frac{10K}{R_{X} + 20K} \right] \pm 2.6 \text{ mV}$ 

#### Figure 3. Desensitizing Input Stage



The recommended value is  $R_0 = 20 \text{ K}\Omega$ . The final value of  $R_0$  is normally fine-tuned with the series potentiometer,  $R_X$ .

- c) Calculate value of  $\mathcal{L}_0$  from design equation (1) or from Figure 6:
- $C_0 = 1/R_0 t_0$
- d) Calculate R<sub>1</sub> to give a Δf equal to the mark space deviation:
  - $R_1 = R_0[f_0/(f_1 = f_2)]$
- e) Calculate C<sub>1</sub> to set loop damping. (See design equation No. 4.);

Normally, ; = 1/2 is recommenced.

Then: 
$$C_1 = C_0/4$$
 for  $\zeta = 1/2$ 

f) Calculate Data Filter Capacitance, CF:

For RF = 100 KΩ, RB = 510 KΩ, the recommended value of CF is:

 $C_F = 3/(Baud Rate) \mu F$ 

Note: All calculated component values except  $R_0$  can be rounded to the nearest standard value, and  $R_0$  can be varied to fine-tune center frequency, through a series potentiometer,  $R_X$ . (See Figure 9.)





Reference Voltage,  $V_R$  (Pin 10): This pin is internally biased at the reference voltage level,  $V_R$ :  $V_R = V + 12 - 650$ mV. The dc voltage level at this pin forms an internal reference for the voltage levels at Pins 5, 8, 11 and 12. Pin 10 *must* be bypassed to ground with a 0.1  $\mu$ F capacitor for proper operation of the circuit.



#### Figure 1. Functional Block Diagram of a Tone and FSK Decoding System Using XR-2211

Loop Phase Detector Output (Pin 11): This terminal provides a high impedance output for the loop phase detector. The PLL loop filter is formed by R<sub>1</sub> and C<sub>1</sub> connected to Pin 11 (see Figure 2). With no input signal, or with no phase error within the PLL, the dc level at Pin 11 is very nearly equal to V<sub>R</sub>. The peak voltage swing available at the phase detector output is equal to  $\pm$ V<sub>R</sub>.



Figure 2. Generalized Circuit Connection for FSK and Tone Detection

VCD Control Input (Pin 12): VCO free-running frequency is determined by external timing resistor,  $R_0$ , connected from this terminal to ground. The VCO free-running frequency,  $f_0$ , is:

$$f_0 = \frac{1}{R_0 C_0} Hz$$

where  $C_0$  is the timing capacitor across Pins 13 and 14. For optimum temperature stability,  $R_0$  must be in the range of 10 K $\Omega$  to 100 K $\Omega$  see Figure 8).

# XR-2211

This terminal is a low impedance point, and is internally biased at a dc level equal to  $V_{\rm R}$ . The maximum timing current drawn from Pin 12 must be limited to  $\leq 3$  mA for proper operation of the circuit.

VCO Timing Capacitor (Pins 13 and 14): VCO frequency is inversely proportional to the external timing capacitor, C0, connected across these terminals (see Figure 5), C0 must be nonpolar, and in the range of 200 pF to 10  $\mu$ F.

VCO Frequency Adjustment: VCO can be fine-tuned by connecting a potentiometer, Ry, in series with R<sub>0</sub> at Pin 12 (see Figure 9).

VC0 Free-Running Frequency, Ig: ) R-2211 does not have a separate VCO output terminal Instead, the VCO outputs are internally connected to the phase detector sections of the circuit. However, for set-up or adjustment purposes, VCO free-running frequency can be measured at Pin 3 (with Cp disconnected), with no input and with Pin 2 shorted to Pin 10.

#### DESIGN EQUATIONS

(See Figure 2 for definition of components.)

- 1. VCO Center Frequency, fp
  - $t_0 = 1/R_0C_0 Hz$
- 2. Internal Reference Voltage, V<sub>R</sub> (measured at Pin 10):

 $V_{\rm R} = V + /2 \cdot 650 \,{\rm mV}$ 

Loop Low-Pass Filter Time Constant, r:

$$\tau = R_1C_1$$

5

4. Loop Damping, 5:

$$= 1/4 \sqrt{\frac{C_0}{C_1}}$$

5. Loop Tracking Bandwidth,  $\pm \Delta 1/1_0$ :  $\Delta 1/1_0 = R_0/R_1$ 



- 5. FSK Data Filter Time Constant,  $\tau F$ :  $\tau F = R_F C_F$
- Loop Phase Detector Conversion Galn, Kø: (Kø is the differential dc voltage across Pins 10 and 11, per unit of phase error at phase detector input):

 $K\phi = 02V_R/\pi$  volts/radian

 VCO Conversion gain. K<sub>0</sub>: (K<sub>0</sub> is the amount of change in VCO frequency, per unit of dc voltage change at Pin 11):

 $K_0 = -1N_RC_0R_1 Hz/vol$ 



Figure 5. VCO Frequency vs Timing Resistor







S

XR-2211









Figure 9. Circuit Connection for FSK Decoding

## XR-2211 Desiga Example:

75 Baud FSK demodulator with mark space frequencies of 1110/1170 Hz:

Step 1: Calculate fo: fo (1110 + 1170) (1/2) = 1140 Hz

Step 2: Choose Ro - 20 KD (18 KD fixed resistor in series with 5 KD potentiometer)

Step 3: Calculate Co from Figure 6: Co = 0.044 µF

Step 4: Calculate R1: R1 = R0 (2240/60) = 380 K0

Step 5: Calculate  $C_1: C_1 = C_0/4 = 0.011 \,\mu\text{F}$ 

Note: All values except  $R_0$  can be rounded to *nearest* standard value.

Dole 1. Recommended Component Values for Commonly Used FSK Bands. (See Circuit of Figure 9.)

FSK BAND	COMPONENT VALUES
300 Baud $f_1 = 1070 \text{ Hz}$ $F_2 = 1270 \text{ Hz}$	$\begin{array}{l} C_{O} = 0.039 \ \mu F \ C_{F} = 0.005 \ \mu F \\ C_{1} = 0.01 \ \mu F \ R_{O} = 18 \ K\Omega \\ R_{1} = 100 \ K\Omega \end{array}$
300 Baud f <sub>1</sub> = 2025 Hz f <sub>2</sub> = 2225 Hz	$\begin{array}{l} C_{O} = 0.022 \ \mu F \ C_{F} = 0.005 \ \mu F \\ C_{1} = 0.0047 \ \mu F \ R_{O} = 18 \ \text{KD} \\ R_{1} = 200 \ \text{KD} \end{array}$
1200 Baud $f_1 = 1200 Hz$ $f_2 = 2200 Hz$	$\begin{array}{llllllllllllllllllllllllllllllllllll$

#### FSK DECODING WITH CARRIER DETECT:

The lock detect section of XR-2211 can be used as a carrier detect option, for FSK decoding. The recommended circuit connection for this application is shown in Figure 10. The open collector lock detect output, Pin 6, is shorted to data output (Pin 7). Thus, data output



Figure 10. External Connectors for FSK Demodulation with Carrier Detect Capability

Note: Data Output is "Low" When No Carrier is Present.

will be disabled at "low" state, until there is a carrier within the detection band of the PPL, and the Pin 6 output goes "high," to enable the data output.

The minimum value of the lock detect filter capacitance  $C_D$  is inversely proportional to the capture range,  $\pm \Delta f_C$ . This is the range of incoming frequencies over which the loop can acquire lock and is always less than the tracking range. It is further limited by  $C_1$ . For most applications,  $\Delta f_C > \Delta t/2$ . For  $R_D = 470 \text{ K}\Omega$ , the approximate minimum value of  $C_D$  can be determined by:

 $C_D(\mu F) \ge 16/capture range in Hz:$ 

With values of C<sub>D</sub> that are too small, chatter can be observed on the lock detect output as in Incoming signal frequency approaches the capture pandwidth. Excessively large values of C<sub>D</sub> will slow the response time of the lock detect output.

TONE DETECTION:

Figure 11 shows the generalized circuit connection for tone detection. The logic outputs, Q and  $\overline{Q}$  at Pins 5 and 6 are normally at "high" and "low" lingic states, respectively. When a tone is present within the detection band, of the PLL, the logic state at these outputs become reversed for the duration of the input tone. Each logic output can sink 5 mA of load current.

Both logic outputs at Pins 5 and 6 are open collector type stages, and require external pull-up resistors  $R_{L1}$  and  $R_{L2}$ , as shown in Figure 11.



Figure 11. Circuit Connection for Tone Detection

With reference to Figures 2 and 11; the functions of the external circuit components can be explained as follows:  $R_0$  and  $C_0$  set VCO center frequency;  $R_1$  sets the detection bandwidth;  $C_1$  sets the low pass-loop filter time constant and the loop damping factor:  $R_{L1}$  and  $R_{L2}$  are the respective pull-up resistors for the Q and Q logic outputs.

#### **Design Instructions:**

The circuit of Figure 11 can be optimized for any tone detection application by the choice of the 5 key circuit components:  $R_0$ ,  $R_1$ ,  $C_0$ ,  $C_1$  and  $C_D$ . For a given input,

the tone frequency, fs, these parameters are calculated as follows:

- a) Choose  $R_0$  to be in the range of 15 K $\Omega$  to 100 K $\Omega$ . This choice is arbitrary.
- b) Calculate C<sub>0</sub> to set center frequency,  $f_0$  equal to  $f_8$  (see Figure 6):  $C_0 = 1/R_0 f_S$
- c) Calculate R<sub>1</sub> to set bandwidth ±∆1 (see design equation No. 5);
  - $R_1 = R_0(I_0/\Delta f)$
- Note: The total detection bandwidth covers the frequency range of  $f_0 \pm \Delta f$ .
- d) Calculate value of C<sub>1</sub> for a given loop damping factor;
  - $C_1 = C_0/16$  [2

Normally f = 1/2 is optimum for most tone detector applications, giving C<sub>1</sub> = 0.25 C<sub>0</sub>.

Increasing  $C_1$  improves the out-of-band signal rejec- , tion, but increases the PLL capture time.

e) Calculate value of filter capacitor C<sub>D</sub>. To avoid chatter at the logic output, with R<sub>D</sub> = 470 KΩ, C<sub>D</sub> must be:

#### $C_D(\mu F) \ge$ (16/capture range in Hz)

Increasing CD slows down the logic output response time.

#### Design Examples:

Tone detector with a detection band of 1 kHz  $\pm$  20 Hz:

- a) Choose R<sub>0</sub> = 20 KΩ (18 KΩ in series with 5 KΩ potentiometer).
- b) Choose  $C_0$  for  $f_0 = 1$  kHz (from Figure 6):  $C_0 = 0.05 \ \mu$ F.
- c) Calculate  $R_1$ :  $R_1 = (R_0) (1000/20) = 1 M\Omega$ .
- d) Calculate C<sub>1</sub>: for  $\zeta = 1/2$ , C<sub>1</sub> = C.25, C<sub>0</sub> = 0.013  $\mu$ F.
- e) Calculate  $C_D$ :  $C_D = 16/38 = 0.42 \,\mu$ F.
- f) Fine-tune center frequency with 5 K $\Omega$  potentiometer,  $R_X$ .

#### LINEAR FM DETECTION:

XR-2211 can be used as a linear FM detector for a wide range of analog communications and telemetry applications. The recommended circuit connection for this application is shown in Figure 12. The demodulated output is taken from the loop phase detector output (Pin 11), through a post-detection filter made up of RF and CF, and an external buffer amplifier. This buffer amplifier is necessary because of the high impedance output at Pin 11. Normally, a non-inverting unity pain op amp can be used as a butter amplifier, as shown in Figure



12.

Figure 12. Linear FM Detector Using XR-2211 and an External Op Amp. (See Section on Design Equation for Component Values.)

The FM detector gain, i.e., the output voltage change per unit of FM deviation can be given as:

 $V_{out} = R_1 V_R / 100 R_0 Volts / \% deviation$ 

where V<sub>R</sub> is the internal reference voltage (V<sub>R</sub> = V+/2 - 650 mV). For the choice of external components R<sub>1</sub>, R<sub>0</sub>, C<sub>D</sub>, C<sub>1</sub> and C<sub>R</sub> see section on design equations.

#### **PRINCIPLES OF OPERATION**

Signal Input (Pin 2): Signal Is ac coupled to this terminal. The internal Impedance at Pin 2 is 20 KD. Recommended Input signal level is in the range of 10 mV rms to 3V rms.

Quadrature Phase Detector Output (Pin 3): This is the high impedance output of quadrature phase detector and is internally connected to the input of lock detect voltage comparator. In tone detection applications, Pin 3 is connected to ground through a parallel combination of RD and CD (see Figure 2) to eliminate the chatter at lock detect outputs. If the tone detect section is not used. Pin 3 can be left open circuited.

Lock Detect Output, 0 (Pin 5): The output at Pin 5 is at "high" state when the PLL is out of lock and goes to "low" or conducting state when the PLL is locked. It is an open collector type output and requires a pull-up resistor,  $R_L$ , to V + for proper operation. At "low" state, it can sink up to 5 mA of load current.

Lock Detect Complement,  $\overline{0}$  (Pin 6): The output at Pin 6 is the logic complement of the lock detect output at Pin 5. This output is also an open collector type stage which can sink 5 mA of load current at low or ton" state.



# XR-2211

12/05

**FSK Data Output** (Pin 7): This output is an open collector logic stage which requires a pull-up resistor,  $R_L$ , to V + for proper operation. It can sink 5 mA of load current. When decoding FSK signals, FSK data output is at "high" or "off" state for low input frequency, and at "low" or "on" state for high input frequency. If no input signal is present, the logic state at Pin 7 is indeterminate.

FSK Comparisor input (Pin 8): This is the high impedance input to the FSK voltage comparator. Normally, an FSK post-detection or data filter is connected between this terminal and the PLL phase detector output (Pin 11). This data filter is formed by RF and CF of Figure 2. The threshold voltage of the comparator is set by the internal reference voltage, V<sub>R</sub>, available at Pin 10.



#### EQUIVALENT SCHEMATIC DIAGRAM

โปรแกรมควบคุมการทำงาน

ภาคผนวก ค.
Channel Colour สีประจำช่องความถึ	Transmitter ความถี่แร่คริสตอฉภวคส่ง	Receiver ความถี่แร่คริสตอลภาครับ
	MHz	· I.F.455KHz I.F.465KH
น้ำดาล	26.995	26.540 26.530
1 LIAN	27.045	26.590 26.580
ล้ม	27.095	26.640 26.630
เหลือง	27.145	26.690 26.680
เขียว	27.195	26.740 26.730
น้ำเงิน	27 245	26 790 26 780

\*\*\*\*\*\*\*\* ;\*\*\*\*\* PROGRAM FOR PRECESS SIGNAL AND SEND IT BY WIRELESS METHOD CHULALONGKORN UNIVERSITY :\*\*\*\*\* . . . . BY MR. AMNUAY SOODSAKORN C2-17065 NUCLEAR TECHNOLOGY :\*\*\*\*\* \*\*\*\* ;This program thesis CHULA. \*\*\*\*\*\*\* org 2200H ;Init 8255 and control word ;\*\*\* for EXP-2..PA=IN ,PB=IN ,PCH=IN ,PCL=IN. EXP2PA EQU 0E080H EXP2PB EOU 0E081H EXP2PC EQU 0E082H EXP2PCC EQU 0E083H ;\*\*\* for EXP-3..PA=OUT, PB=OUT, PCH=OUT, PCL=OUT. **ЕХРЗРА** EQU OEOAOH EXP3PB EQU OEOA1H EXP3PC EQU OEOA2H EXP3PCC EQU OEOA3H ;\*\*\* for EXP-4..PA= ,PB= ,PCH= , PCL= OEOCOH EXP4PA EOU EXP4PB EOU OEOC1H EXP4PC EOU OEOC2H EXP4PCC EQU OEOC3H \* CTRLW1 EQU 09BH ;control word for EXP-2 CTRLW2 080H ;control word for EXP-3 EOU ;control word for EXP-4 CTRLW3 EQU 080H \*\*\*\*\*\*\* LOCAT1 EQU 02500H ;first addr. for save address \*\*\*\*\*\*\*\*\*

\* ;\*\*\* LOAD CONTROL WORD TO 8255 \*\*\* \* ï BEGIN: MOV A, #CTRLW1 ;control word = 09Bh MOV DPTR, #EXP2PCC ; IN IN IN MOVX @DPTR, A ;conrtol word for EXP-2 MOV A, #CTRLW2 ; control word = 080hMOV DPTR, #EXP3PCC ;OUT OUT OUT MOVX @DPTR,A ;control word for EXP-3 MOV A, #CTRLW3 MOV DPTR, #EXP4PCC MOVX @DPTR,A ;control word for EXP-4 ; INITIAL SERIAL PORT ; INIT: MOV SCON, #50H ;page 30 MCS-51 MOV TMOD, #20H ;page 38 mode 2 MOV TH1,#0E8H ;set baud rate to 1200 bps. SETB TR1 CLR ET1 CLR ES \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* ; RESET OUTPUT PORT 8255 ; **RESP**: MOV A,#00H MOV DPTR, #EXP3PA MOVX @DPTR, A MOV DPTR, #EXP3PB MOVX @DPTR, A MOV DPTR, #EXP3PC MOVX @DPTR, A

;

1

;*****	*****	*****	
;TRIG F	OR PEAD	K	
; * * * * * *	*****	****	
i			
TRIG:	MOV	A,#00H	;trig all bit to 'O'
	MOV	DPTR,#EXP3PA	
	MOVX	@DPTR,A	
	MOV	A,#00H	
i			
;*****	*****	*****	
CHKP:	MOV	DPTR,#EXP2PC	
	MOVX	A,@DPTR	
	ANL	A,#00000100B	14.1
	JZ	СНКР	
1			
DELA:	MOV	A,#20H	;delay 16 uS
DELAY:	DEC	A	
	JNZ	DELAY	
CEOC:	MOV	DPTR,#EXP2PC	
	MOVX	A,@DPTR	
	ANL	A,#00001000B	;check end of conversio
	JZ	CEOC	
;			
SAVE:	MON	DPTR,#EXP2PA	
	MOVX	A,@DPTR	
	MOV	DPTR,#2500H	
	MOVX	@DPTR,A	
	MOV	DPTR,#EXP2PB	
	MOVX	A, @DPTR	
	MON	DPTR,#2501H	
	MOVX	@DPTR,A	
CLRP:	MOV	<b>A</b> ,#00100000B	
	MOV	DPTR,#EXP3PA	
	MOVX	@DPTR,A	(±.)

;SEND TO SERIAL PORT AND OUT ; START: CLR ES CLR RI CLR TI MOV DPTR,#2500H MOVX A, @DPTR MOV SBUF, A JNB TI,\$ CLR TI INC DPTR MOVX A, @DPTR MOV SBUF, A JNB TI,\$ CLR TI ; \*\*\*\*\*\*\* LJMP TRIG \* END

•

```
read com()
 ſ
  int data;
  unsigned char ch l, ch h;
   ch l=read();
   ch h=read();
  data=ch_l+(ch h*0x100);
  return(data);
 }
read head()
 {
   int count;
   unsigned char ch;
   /* get header befor recive data */
   for(count=0;count<2;count++)</pre>
    {
     do{
       ch=read();
       }while(ch!=0xFF);
    }
 }
read()
  {
     unsigned char ch,t1;
     do{
t1=inportb(0x3FD);
t1=t1&0x01;
}while(t1!=1);
ch=inportb(0x3F8);
      outportb(0x3FA,0x86); /* reset recive buffer */
      return(ch);
   }
set com()
  ſ
   unsigned char data;
```

```
AH = 0x00;
   AL = 0x83;
   DX = 0 \times 00;
   geninterrupt(0x14);;
   data=inportb(0x3FB); /* set to data mode */
   data=data&0x7F;
   outportb(0x3FB,data);
   outport(0x3F9,0x0F);
   outportb(0x3FC,0x0F);
  }
hit_key()
{
   unsigned int key;
     if((key=bioskey(1))!=0)
      {
key=bioskey(0);
return(key);
       }
  return(0);
  }
```

```
gen graph()
    ſ
     int GD=DETECT,GM;
int count, x, y;
     initgraph(&GD,&GM,NULL);
      x=getmaxx();
      y=getmaxy();
      setcolor(BLUE);
      setbkcolor(WHITE);
      setfillstyle(SOLID FILL, DARKGRAY);
      bar(1,1,getmaxx(),getmaxy());
      setcolor(LIGHTGREEN);
      line(50,10,50,410);
      line(50,410,610,410);
      x=50;
      y=410;
       for(count=0;count<103;count++)</pre>
         {
          x=x+5;
          line(x, y, x, y+5);
         }
      setcolor(YELLOW);
      outtextxy(40,420,"0");
      outtextxy(x,420,"1023");
      outtextxy(5, (410-(1 \times 30)-3), "1000");
      outtextxy(5, (410-(2*30)-3), "2000");
      outtextxy(5,(410-(3*30)-3)," 3000");
      outtextxy(5, (410-(4 \times 30)-3), "4000");
      outtextxy(5,(410-(5*30)-3)," 5000");
      outtextxy(5, (410-(6 \times 30)-3), "6000");
      outtextxy(5,(410-(7*30)-3)," 7000");
      outtextxy(5,(410-(8*30)-3)," 8000");
      outtextxy(5,(410-(9*30)-3)," 9000");
      outtextxy(5, (410-(10 \times 30)-3), "10000");
      setcolor(GREEN);
```

```
x=50;
   y=410;
     for(count=1;count<=100;count++)</pre>
      ł
y=y-3;
       if((count%10)==0)
  {
    line(x-6, y, x, y);
  }
else
  {
    line(x-3,y,x,y);
  }
   settextstyle(SMALL FONT, HORIZ DIR, 1);
   setcolor(LIGHTBLUE);
   settextstyle(DEFAULT FONT, HORIZ_DIR, 2);
   outtextxy(180,445,"NUCLEAR SPECTRUM");
   setfillstyle(SOLID FILL, BLACK);
   bar(525,440,630,460);
   settextstyle(SMALL FONT, HORIZ_DIR, 1);
   setcolor(WHITE);
   outtextxy(530,450, "Scale = 1:10");
   }
re graph()
  ſ
   setbkcolor(BLACK);
   setfillstyle(EMFTY FILL,WHITE);
   bar(51,11,610,409);
   setcolor(LIGHTRED);
   outtextxy(15,95,"Over");
   line(47,105,620,105);
  }
set_time()
  ſ
```

```
settextstyle(SMALL FONT, HORIZ DIR, 1);
   setcolor(WHITE);
   outtextxy(12,11, "TIME");
   outtextx;y(17,50,"min");
   setfillstyle(SOLID FILL, BLACK);
   bar(10,25,40,45);
   }
/*out time()
  {
   char ch[3]={NULL,NULL,NULL};
   int count=0;
   settextstyle(SMALL_FONT,HORIZ_DIR,1);
   setcolor(WHITE);
   outtextxy(12,11, "TIME");
   outtextxy(17,50, "min");
   setbkcolor(BLACK);
   setfillstyle(EMPTY_FILL,BLACK);
   do{
      ch[count]=getch();
      count++;
      bar(10,25,40,45);
      outtextxy(
      }while(ch[count]l=ENTER';key==ESx);
  ]*/
off graph()
 {
   int x,y;
   setcolor(BLACK);
   x=getmaxx();
   y=getmaxy();
   setfillstyle(SOLID_FILL,BLACK);
   bar(1,1,x,y);
   closegraph();
```

```
}
```

```
#include<stdio.h>
#include<conio.h>
#include<dos.h>
#include(graphics.h)
#include(bios.h)
#include"gph.c"
#include"recive.c"
#define
         SET T
                  0x1400
#define
          ESC
                  0x011B
#define
         DEF T
                    50
#define
         ENTER
                  0x1C0D
#define
        Enter
                  0x0D1C
#define
          HB
                  0xFFFF
#define
           ΤB
                  0xF0F0
unsigned int cc[1024];
unsigned int key, tm;
struct time tt old,tt new;
main()
{
  unsigned int data;
 tm=DEF_T;
 reset_val();
 set com();
 gen graph();
BEGIN:
 re graph();
```

```
gettime(&tt_old);
setfillstyle(SOLID_FILL,WHITE);
do{
/* read head();*/
```

set\_time();
out time(tm);

```
/* if(key==ESC)
```

```
{
  goto==ESC;
 } */
      do{
  data=read com();
/* if(key==ESC)
    ſ
     goto C KEY;
    } */
  if((data!=HB)&&(data!=TB))
    {
      data=data&0x3FF;
      cc[data]++;
      if(cc[data]>100)cc[data]=100;
      set_bar(data,cc[data]);
    }
 key=0x0000;
 key=hit_key();
 gettime(&tt new);
/* }while(data!=TB&&key!=ESC&&((((tt_new.ti_hour-tt_old.ti_hour)*60)+(tt_new.ti_
 }while(key!=ESC&&((((tt new.ti hour-tt old.ti hour)*60)+(tt new.ti min-tt old.t
    }while(key!=ESC&&((((tt_new.ti hour-tt old.ti hour)*60)+(tt new.ti min-tt ol
C_KEY:do{
    key=0x0000;
    key=hit_key();
    if(key==ENTER'; key==Enter)
       goto BEGIN;
    if(key==SET T)
       tm=get_time(tm);
       goto BEGIN;
      }
  }while(key==0x0000';key!=ESC);
 }
```

```
get time(int ttm)
 ſ
  int t1,t2,count;
 char ch[3]={'0','p',NULL};
 char cha;
 out time(ttm);
  count=1;
   do{
       cha=getch();
       if(cha <= '9' | | cha >= '0')
 {
 ch[0]=ch[1];
 ch[1]=cha;
 }
       else sound(800);
      ttm=(ch[0]-'0'*10)+(ch[1]-'0');
      out time(ttm);
     }while(cha!=0x0D¦¦cha!=0x1D);
    return(ttm);
 }
out_time(int tm)
 {
  char ch[3]={NULL,NULL,NULL};
  int tmp1,tmp2;
       tmpl=tm/10;
       tmp2=tm%10;
       ch[0] = '0' + tmp1;
       ch[1]='0'+tmp2;
       setfillstyle(SOLID FILL, BLACK);
       bar(10,25,40,45);
       outtextxy(15,28,ch);
 }
set bar(int chan, int data)
 {
```

```
int x1,y1,x2,y2,cc1,cc2,high;
      y2=409;
      if((chan%10)>0)
{
 ccl=1;
}
      else
       {
cc1=0;
       }
       if((data%10)>0)
{
 cc2=1;
}
      else
       {
cc2=0;
       }
       y1=y2-(((data/1)*3)+(cc2*3))+1; /* +1 for simu to y=410 */
       x1=51+(((chan/10)*5)+(1-cc1));
       x^2 = x^1 + 3;
       bar(x1,y1,x2,y2);
 }
reset_val()
   {
      unsigned int count;
for(count=0;count<1024;count++);</pre>
  {
    cc[count]=0;
  }
     }
```

 $|| \geq 1$ 

วงจรเครื่องรีบ/ส่ง ไมโครคอนโทรลเลอร์

ภาคผนวก ง.











AUGUST 1988

# 83C154

# CMOS SINGLE - CHIP 8 BIT MICROCONTROLLER

• 83C154 - CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER with factory mask-programmable ROM

• 83C154F-The Internal ROM code cannot be read or dumped after activation of a special protection BOC154 - ROMLESS version

FEATURES

- 83C154-1-16 MHz version • 80C154-1-18 MHz ROMiess version

### • 16K x 8 BIT INTERNAL ROM

- 256 x BIT RAM
- + 32 PROGRAMMABLE I/O LINES

- 32 PROGRAMMABLE I/O LINES (PROGRAMMABLE IMPEDANCE) THREE 16-BIT TIMER/COUNTERS (INCLUDING WATCH DOG AND 32 BIT TIMER) 64K PROGRAM MEMORY SPACE
- FULLY STATIC DESIGN
- POWER CONTROL MODES

- INTERRUPT PRIORITY CONTROL

  - O TO 16 MHz
     BOOLEAN PROCESSOR
  - . 6 INTERRUPT SOURCES
  - · PROGRAMMABLE SERIAL PORT
  - 84K DATA MEMORY SPACE • TEMPERATURE RANGE:
  - COMMERCIAL
  - INDUSTRIAL

#### DESCRIPTION



The 83C154 retains all the reatures of the MHS 80C52 with extended RCM capacity (16K bytes), 256 bytes of RAM, 32 I/O lines, a 6-source 2-level interrupts, a full duplex serial port, an on-chip oscillator and clock circuits, three 16 bit timers with extra features: 32 bit timer and watch dog functions. Timer 0 and 1 can be configured by program to implement a 32 bit timer. The watch dog function can be activated either with timer 0, or timer 1 or both together (32 bit timer).

In addition, the 83C154 has two software selectable modes of reduced activity for further reduction of power consumption. In the Idle Mode, the CPU is frozen while the RAM is saved, and the timers, the serial port, and the interrupt system continue to function. In the Power Down Mode, the RAM is saved and the timers, serial port and interrupts continue to function when driven by external clocks. In addition as for the MHS 80C51/C52, the stop clock mode is also available.



C411/02 8584

.



3-100



- 3

#### IDLE AND POWER DOWN **OPERATION**

Figure 3 shows the internal Idle and Power Down clock configuration. As illustrated, Power Down operation stops the oscillator. The interruct, serial port, and timer plocks continue to function only with external clock INTC. NT1, TO. T1).



Idle Mode operation allows the interrupt, serial port. and timer blocks to continue to function with internal cr external clocks, while the clock to CPU is gated off. The special modes are activated by software via the Special Function Register, PCON. Its hardware address is 87H. PCON is not bit addressable.

PCON: Power Control Register

1

(MOD)						(LSB)	
SMCD   HPD	RPD	-	GFI	GF0	PD	IDL	

C411/02-4884

Position Name and Function Symbol SMOD PCON.7 Double Baud rate bit. When a to a 1, the baud rate is doub: when the serial cort is beused in either modes 1, 2 cr HPD PCCN.6 Hard Power Down bit. Setti: this bit allows CPU to enter Power Down state on a external event (1 to 0 transitic on bit T1 (p. 3-5) the CPU qu the Hard Power Down mcc when bit T1 (p. 3-5) go high when reset is activated. RPD PCON.5 Recover from Idle or Pow Down bit. When 0 RPD has r effect. When 1, RPD permits exit from idle or Power Dov with any non enabled interru source (except timex 2). In th case the program start at the next address. When Internut is enabled, the appropria: interruct routine is serviced. \_ PCON.4 (Reserved) GF1 PCCN.3 General-curpose flag bit. **GFO** PCON.2 General-purpose flag bil. PD PCON.1 Power Down bit. Setting this t activates power down open tion. PCCN.0 Ide mode bit. Setting this a ICL activates idle mode operation



PRELIMINARY

# DATA SHEET

# 80C51-L/80C31-L

AUGUST 1988

# CMOS SINGLE-CHIP 8 BIT 3V-MICROCONTROLLER

MHS

80C51-L- CMOS SINGLE-SHIP 8-BIT MICROCONTROLLER with factory mask-programmable ROM
 80C31-L- CMOS SINGLE-CHIP 8-BIT CONTROL-ORIENTED CPU with RAM and I/0

- B0C51-L/C31-L: 0 TO 6 MHz, VCC = 2.7 VTO 6V

#### **FEATURES**

- POWER CONTROL MODES
- 128 x 8 BIT RAM

0377/01/8714

- 32 PROGRAMMABLE I/O LINES
- TWO 16-BIT TIMER/COUNTERS
- 64K PROGRAM MEMORY SPACE
- FULLY STATIC DESIGN
- HIGH PERFORMANCE SAJI VI CMOS PROCESS



- 5 INTERRUPT SOURCES
- PROGRAMMABLE SERIAL PORT
- 64K DATA MEMORY SPACE
- TEMPERATURE RANGE: 0 TO 70°C

### DESCRIPTION



MHS's 80C51 and 80C31 are high performance CMOS versions of the 8051/8031 NMOS single chip 8 bit µ C and is manufactured using a self-aligned silicon gate CMOS process (SAJI VI).

The fully static design of the MHS 80C51/80C31 allows to reduce system power consumption by bringing the clock frequency down to any value, even DC, without loss of data.

The 80C51 retains all the features of the 8051: 4K bytes of ROM: 128 bytes of RAM; 32 I/O lines; two 16 bit timers; a 5-source 2-level interrupt structure: a full duplex serial port; and on-chip oscillator and clock circuits.

In addition, the 80C51 has two software-selectable modes of reduced activity for further reduction in power consumption. In the Idle Mode the CPU is frozen while the RAM, the timers, the serial port, and the interrupt system continue to function. In the Power Down Mode the RAM is saved and all other functions are inoperative.

The 80C31 is identical to the 80C51 except that it has no on-chip ROM.



_80C51-L/80C31-	L
-----------------	---

igure 2. Configurat	ions															圣	Gran	
P1.0 -1	75	40 VCC	CORNER	1.2	Fid.	P13	P1 2	ī	0:4	Ņ	Nos	600	ē	202	õ	.3		4
P1.1 2	-	39 g P0.0		$\sim$	~	2	~	~	~	~	~	~	~	~	~	1	10.43	E
P1.2 3		36 p P0.1		L	:0:	121		131	12	11		143	142	1411	40			
P1.3 24		37 b P0.2	P1.5	2.7						1.1						39 (	P0.4	Ł
P1.4 3 5		36 b P0.3	P16	5 8:												1347	-	
P1.5 7 6		35 b P0.4		C:::													~us	
P1.6 7		34 b P0.5	P1 7	2.9:												37	P0.6	
P1.7 8	-	33 b P0.6	RST	5 10:												1347	P0.7	
RST 🚽 9	800	32 PO.7		¢;													1	
P3.0/RXD ] 10	31	31 1 EA	P3.0	2 !!:					80C3	111/80	C51L	8				35	EX	
P3.1/TXD 11	180	30 ALE	NC	512												347	NC	1
P3.2/INTO 12	C5	29 PSEN		<b>[</b> ,														1
P3.3/INT1 ] 13	7	28 b P2.7	P3.1	2:3:									(			33	ALE	
P3.4/T0 2 14		27 b P2.6	P3.2	5:22												327	PSEN	Į
P3.5/T1 15		26 b P2.5		Ç,									1.5					
P3.6/WR ] 16		25 b P2.4	P3.3	2.15:												31	P27	ł
P3.7/RD 17		24 b P2.3	P34	3 16										-		307	P2.6	
XTAL2 ] 18		23 b P2.2		<b>F</b>														
XTAL1 ] 19		22 b P2.1	P3.5	<b>7</b> ***												:29	P2.5	
VSS 220		21 p P2.0			18	:19	20	21	22	23	24	25	26	27	28	1		
	Pin			-	96.	16.	2 14	1	vss	Ŷ	-20	12	22	23	-24			
		- h -			9		×	×			-		_	-	-			
agrams are for pin rete ackane sizes are not to	scale	п <b>гу</b> .									ŕ	ad						

#### IDLE AND POWER DOWN OPERATION

Figure 3 shows the internal Idle and Power Down clock configuration. As illustrated, Power Down operation stops the oscillator. Idle mode operation allows the interrupt, serial port, and timer blocks to continue to function while the clock to the CPU is gated off. These special modes are activated by software via the Special Function Register. Its hardware address is 87H. PCON is not bit addressable.



PCON: Power Control Register

(MSB)		_	_			_	(LSB)
SMOD	-	-	-	GF1	GFO	PD	IDL
Symbol	P	osition	Nan	ne and	Funct	ion	
SMOD	Ρ	CON.7	Dou to a whe	ble Bau 1, the b n the	ud rate baud ra senal	bit.Wi ite is d	nen set oubled being

		when the serial port is being used in either modes 1, 2 or 3.
-	PCON.6	(Reserved)
-	PCON.5	(Reserved)
-	PCON.4	(Reserved)
GF1	PCON.3	General-purpose flag bit.
GF0	PCON.2	General-purpose flag bit.
PD	PCON.1	Power Down bit. Setting this bit activates power down operation.
IDL	PCON.0	Ide mode bit.Setting this bit activates idle mode operation.

If 1's are written to PD and IDL at the same time. PD takes precedence. The reset value of PCON is (OXXXC000).



i

.

#### 80C51-L/80C31-L\_

Table 1. Status of the external pins during Idle and Power Down modes

Mode	Program Memory	ALE	PSEN	PORT0	PORT1	PORT2	PORT3
ldle	Internal	1	1	Port Data	Port Data	Port Data	Port Data
Idle	External	1	1	Floating	Port Data	Address	Port Data
Power Down	Internal	0	0	Port Data	Port Data	Port Data	Port Data
Power Down	External	0	0	Floating	Port Data	Port Data	Port Data

#### IDLE MODE

The instruction that sets PCON.0 is the last instruction executed before the Idle mode is activated. Once in the Idle mode the CPU status is preserved in its entirety: the Stack Pointer, Program Counter, Program Status Word, Accumulator, RAM, and all other registers maintain their data during Idle. Table 1 describes the status of the external pins during Idle mode.

There are two ways to terminate the Idle mode. Activation of any enabled interrupt will cause PCON.0 to be cleared by hardware, terminating Idle mode. The interrupt is serviced, and following RETI, the next instruction to be executed will be the one following theinstruction that wrote a 1 to PCON.0.

The flag bits GF0 and GF1 may be used to determine whether the interrupt was received during normal execution or during the Idie mode. For example, the instruction that writes to PCON.0 can also set or clear one or both flag bits. When idie mode is terminated by an enabled interrupt, the service routine can examine the status of the flag bits.

The second way of terminating the Idle mode is with a hardware reset. Since the oscillator is still running, the hardware reset needs to be active for only 2 machine cycles (24 oscillator periods) to complete the reset operation.

#### POWER DOWN MODE

The instruction that sets PCON.1 is the last executed prior to entering power down. Once in power down, the oscillator is stopped. The cortents of the onchip RAM and the Special Function Register is saved during power down mode. A hardware reset is the only way of exiting the power down mode. The hardware reset initiates the Special Function Register (see Table 1).

In the Power Down mode. VCC may be lowered to minimize circuit power consumption. Care must be taken to ensure the voltage is not reduced until the power down mode is entered, and that the voltage is restored before the hardware reset is applied which frees the oscillator. Reset should not be released until the oscillator has restarted and stabilized.

Table 1 describes the status of the external pins while in the power down-mode. It should be noted that if the power down mode is activated while in external program memory, the port data that is held in the Special Function Register P2 is restored to Port 2. If the data is a 1, the port pin is held high during the power down mode by the strong pullup, T1. shown in Figure 4.

#### STOP CLOCK MODE

Due to static design, the MHS 80C31/C51 clock speed can be reduced until 0 MHz without any data loss in memory or registers. This mode allows step by step utilization, and permits to reduce system power consumption by bringing the clock frequency down to any value. At 0 MHz, the power consumction is the same as in the Power Down Mode.

#### 80C51 I/O PORTS

The I/O port drive of the 80C51 is similar to the 8051. The I/O buffers for Ports 1, 2, and 3 are implemented as shown in *figure 4*.

When the port latch contains a 0, all pFETS in figure 4 are off while the nFET is turned on. When the port latch makes a 0-to-1 transition, the nFET turns off. The strong bullup pFET, 11, turns on for two oscillator periods, bulling the output ligh very rapidly. As the output line is prawn high, pFETT3 turns on through the inverter to supply the IOH source current. This inverter and T3 form a latch which holds the 1 and is supported by T2. When Port 2 is used as an appress port, for access to external program of data memory, any address bit hat contains a 1 will have his strong pullup turneo on for the entire duration of the external memory access.

When an I/O pin on Ports 1, 2, or 3 is used as an input, the user should be aware that the external circuit must sink current during the logical 1-to-0 transition. The maximum sink current is specified as ITL under the D.C.Specifications. When the input goes below approximately 2V/T3 turns off to save ICC current. Note, when returning to a logical 1. T2 is the only internal pullup that is on. This will result in a slow rise time if the user's circuit does not force the input line high.





#### **80C51 PIN DESCRIPTIONS**

#### VSS

Circuit ground potential

#### VCC

Supply voltage during normal, Idle, and Power Down operation.

ŝ

#### Port 0

Port 0 is an 8-bit open drain bi-directional I/O port. Port 0 pins that have 1's written to them float, and in that state can be used as high-impedance inputs.

Port 0 is also the multiplexed low-order address and data bus during accesses to external Program and Data Memory. In this application it uses strong internal pullups when emitting 1's. Port 0 also outputs the code bytes during program verification in the 80C51. External pullups are required during program verification. Port 0 can sink eight LS TTL inputs.

#### Port 1

Port 1 is an 8-bit bi-directional I/O port with internal pullups. Port 1 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs. Port 1 oins that are externally being pulled row will source current IIIL, on the data sheet) because of the internal pullups.

Port 1 also receives the low-order address bytes during program verification. In the 80C51, Port 1 can sink/ source three LS TTL inputs. It can drive CMOS inputs without external pulluos

#### Port 2

Port 2 is an 8-bit bi-directional I/O port with internal pullups. Port 2 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs. Port 2 pins that are externally being pulled low will source current (IIL, on the data sheet) because of the internal pullups. Port 2 emits the nigh-order address byte during fetches from external. Data Memory and during accesses to external. Data Memory that use 16-bit addresses (MOVX @ DPTR). In this application, it uses strong internal pullups when emitting 1's. During accesses to external. Data Memory that uses 8-bit addresses (MCVX.@ Ri), Port 2 emits the contents of the P2. Special Function Register.

it also receives the high-order address bits and control signals during progam verification in the 80C51. Port 2 can sink/source three LSTTL inputs. It can drive CMOS inputs without external pullups.

#### Port 3

Port 3 is an 8-bit bi-directional I/C port with internai pullups. Port 3 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current (IIL, on the data sheet) because of the pullups. It also serves the functions of various special features of the MCS-51 Family, as listed below.

Port Pin	Alternate Function
P3.0	RXD (serial input port)
P3.1	TXD (serial output port)
P3.2	INTO (external interrupt 0)
P3.3	INT1 (external interrupt 1)
P3.4	T0 (Timer 0 external input)
P3.5	T1 (Timer 1 external input)
P3.6	WR (external Data Memory write strobe)
P3.7	RD (external Data Memory read strobe)

Port 3 can sink/source three LS TTL inputs. It can drive CMOS inputs without external pullups.

#### RST

A high level on this for two machine cycles while the oscillator is running resets the device. An internal pulldown resistor permits Power-On reset using only a capacitor connected to VCC.

#### ALE

Address Latch Enable output for latching the low byte of the address during accesses to external memory. ALE is activated as though for this purpose at a constant rate of 1/6 the oscillator frequency except during an external data memory access at which time one ALE pulse is skipped. ALE can sink/source 3 LS TTL incuts. It can prive CMOS inputs without an external pullup.

#### PSEN

Program Store Enable output is the read strobe to external Program Memory PSEN is activated twice each machine cycle during fetches from external Program Memory. (However, when executing out of external Program Memory, two activations of PSEN are skipped during each access to external Data Memory). PSEN is not activated during fetches from internal Program Memory. PSEN can sink/source 8 LS TTL inputs. It can drive CMOS inputs without an external oullup.

#### ĒĀ

When EA is held high, the CPU executes out of internal Program Memory (unless the Program Counter exceeds OFFFH). When EA is held low, the CPU executes only out of external Program Memory. EA must not be floated.

#### XTAL1

Input to the inverting amplifier that forms the oscillator. Receives the external oscillator signal when an external oscillator is used.

#### XTAL2

Output of the inverting amplifier that forms the oscillator, and input to the internal clock generator. This pin should be floated when an external oscillator is used.





#### \_80C51-L/80C31-L

.

#### **OSCILLATOR CHARACTERISTICS**

XTAL1 and XTAL2 are the input and output respectively, of an inverting amplifier which is configured for use as an on-chip oscillator, as shown in figure 5. Either a guartz crystal or ceramic resonator may be used. To prive the device front an external clock source, XTAL1 should be driven while XTAL2 is left



unconnected as shown in *figure* 6. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but munimum and maximum high and low times specified on the Data Sheet must be observed.





#### \_80C51-L/80C31-L\_

**NOTICE:** 

device. This is a stress rating only and functional opera-tion of the device at these or any other conditions above

those indicated in the operational sections of this spe-

cilication is not implied. Exposure to absolute maxi-

mum rating conditions may affect device reliability.

#### **ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias: Industrial ..... - 40 °C to 85 °C Storage Temperature ..... - 65 °C to + 150 °C Voltage on VCC to VSS ..... - 0.5V to + 7V Voltage on Any Pin to V SS....-0.5V to VCC + 0.5V \*This value is based on the maximum allowable die

ì

temperature and the thermal resistance of the package.

#### DC CHARACTERISTICS

Symbol	Parameter	Min	Max	Unit	Test Conditions
VIL	Input Low Voltage	- 0.5	0.2 VCC -0.1	V	
VIH	Input High Voltage (Except XTALs and RST)	0.2 VCC - 0.9	VCC - 0.5	V	-
VIH1	Input High Voltage to RST for Reset	07VCC	VCC + 0.5	V	
VIH2	Input High Voltage To XTAL 1	07700	YCC - 0.5	1	
VPD	Power Down voltage To VCC in PD Mode	2.0	0.ĉ	V	1
VOL	Output Low Voltage (Ports 1, 2, 3)		0.45	V	iOL=1.6mA (note 1)
VOL1	Output Low Voltage Port 0, ALE, PSEN		0.45	V	IOL=3.2mA (note 1)
VOH	Output High Voltage Ports 1, 2, 3	0.9VCC		V	10H =- 10µ a
	(	2.4		V	$IOH = -60 \mu A$ $V_{CC} = 5V \pm 10 \%$
VOH1	Output High Voltage (Port 0 in External in External Bus Mode), ALE, PSEN	0.9VCC		V	IOH=-40µA
		2.4		V	$IOH = -400 \mu A$ $V_{CC} = 5V \pm 10\%$
111_	Logical 0 Input Current Ports 1,2,3		- 50	μA	Vin=0 45V
iLł	Input Leakage Current		= 10	Αų	0.45 < Vin < VCC
ITL	Logical 1 to 0 Transition Current (Ports 1, 2, 3)		- 500	Αų	Vin = 2.0V
ICCPD	Power Supply Current (Power Down Mode)	50	10	Αų	$V_{CC} = 2.0V \text{ to } 5.5V$ (note 2)
RRST	RST Pulldown Resistor	50	150	kΩ	
CIO	Capacitance of I/O Buffer		10	ъF	$f_c = 1MHz, T_A = 25°C$

#### $TA = -40 \degree C$ to $85 \degree C$ ; VCc = 2.7V to 6V; VSS = 0V; F = 0 to 6 MHz

#### Note 1:

Capacitive loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the VOLS of ALE and Ports 1 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make 1-to-0

transitions during bus operations. In the worst cases (capacitive loading 100 pF), the noise pulse on the ALE line may exceed 0.45V with maxi VOL peak 0.6V A Schmitt Trigger use is not necessary.



1.4 Stresses at or above those listed under "Absolute Maximum Ratings" may cause permanent damage to the

#### 80C51-L/80C31-L\_

**\*NOTICE:** 

Stresses at or above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this sperilication is not implied Exposure to absolute maxi-

cilication is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

#### ABSOLUTE MAXIMUM RATINGS\*

Ambient Temperature Under Bias:

Commercial	
Industrial	40°C to 85°C
Storage Temperature	65°C to + 150°C
Voltage on VCC to VSS	0.5V to + 7V
Voltage on Any Pin to V SS	0.5V to VCC+0.5V
Power Dissipation	1W*
This value is based on the	maximum allowable die

temperature and the thermal resistance of the package.

#### DC CHARACTERISTICS

TA =- 40 °C to 85 °C; VCc = 2.7V to 6V; VSS = 0V; F=0 to 6 MHz

Symbol	Parameter	Min	Max	Unit	Test Conditions
VIL	Input Low Voltage	- 0.5	0.2 VCC -0.1	V	
VIH	Input High Voltage (Except XTALs and RST)	0.2 VCC - 0.9	VCC + 0.5	V	
VIH1	Input High Voltage to RST for Reset	0.7VCC	VCC 0.5	V	
VIH2	Input High Voltage To XTAL 1	0.7VCC	VCC - 0.5	1	
VPD	Power Down Voltage To VCC in PD Mcde	2.0	6.C	$\vee$	u .
VCL	Output Low Voltage (Ports 1. 2, 3)		0.45	V	iOL=1.6mA (note 1)
VOL1	Output Low Voltage Port 0. ALE. PSEN		0.45	V	IOL=3.2mA (note 1)
VOH	Output High Voltage Ports 1, 2, 3	0.9VCC	0	· /	$iOH = -10\mu a$
		2.4		V	$  IOH = -60 \mu A$ $V_{CC} = 5V \pm 10\%$
VOH1	Output High Voltage (Port 0 in External in External Bus Mode), ALE, PSEN	0.9VCC		V	IOH = - 40µA
		2.4		V	$IOH = -400 \mu A$ $V_{CC} = 5V \pm 10\%$
IIL .	Logical 0 Input Current Ports 1.2.3		- 50	Αų	Vin=0.45V
1LI	Input Leakage Current		± 10	μA	0.45 < Vin < VCC
ITL	Logical 1 to 0 Transition Current (Ports 1, 2, 3)		- 500	Αų	Vin = 2.0V
ICCPD	Power Supply Current (Power Down Mode)	50	10	μA	$V_{CC} = 2.0V \text{ to } 5.5V$ (note 2)
RRST	RST Pulldown Resistor	50	150	kΩ	1
CiO	Capacitance of I/O Buffer		10	DF	$f_C = 1$ MHz. $T_A = 25$ °C

#### Note 1:

Capacitive loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the  $V_{OLS}$  of ALE and Ports 1 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make 1-to-0

transitions during bus operations. In the worst cases (capacitive loading 100 pF), the noise pulse on the ALE line may exceed 0.45V with maxi VOL peak 0.6V. A Schmitt Trigger use is not necessary.



1.14



# \_\_ 80C51-L/80C31-L\_\_\_\_\_

1

EXTERNAL CLOCK DRIVE CHARACTERISTICS (XTAL 1)

		Variabl freq == 0		
Symbol	Parameter	Min	Max	Unit
TCLCL	Oscillator Period	166		ns ns
TCHCX	High Time	20	1	ns
TCLCX	LowTime	20		ns
TCLCH	Rise Time		20	ns
TCHCL	FallTime	1	20	ns



#### AC CHARACTERISTICS

( $i_A = -40$  °C to 85 °C,  $V_{CC} = 2.7$  V to 6V,  $V_{SS} = 0$ V) (Load Capacitance for Port 0, ALE, and PSEN = 100pf; Load Capacitance for All Other Outputs = 80pf).

#### EXTERNAL PROGRAM MEMORY CHARACTERISTICS

Symbol	Parameter	Min	Max	Units
TLHLL	ALE Pulse Width	2TCLCL-40		ns
TAVLL	Address Valid to ALE	TCLCL - 55		ns
TLLAX	Address Hold After ALE	TCLCL - 35		ns
TLLIV	ALE to Valid instr In		4TCLCL - 170	ns
TLLPL	ALE to PSEN	TCLCL-25		ns
TPLPH	PSEN Pulse Width	3TCLCL - 35		ns
TPLIV	PSEN to Valid Instr In	1	3TCLCL - 220	ns
TPXIX	Input Instr Hold After PSEN	0		ns
TPXIZ	Input Instr Float After PSEN		TCLCL - 20	ns
TPXAV	PSEN to Address Valid	TCLCL-8		ns
TAVIV	Address to Valid Instr In		5TCLCL - 220	ns
TPLAZ	PSEN Low to Address Float		0	ns

See next page for External Data Memory Characteristics.





#### 80C51-L/80C31-L

#### EXTERNAL DATA MEMORY CHARACTERISTICS

## OARD DE TO

Symbol	Parameter	Min	Max Nill	+ Units		
TRLRH	RD Pulse Width	6TCLCL - 100	· 40	ns :48		
TWLWH	WR Pulse Width	6TCLCL - 100		OS		
TLLAX	Data Address Hold After ALE	TCLCL-35	6	INS "****		
TRLDV	RD to Valid Data in		5TCLCL-165	ns :		
TRHDX	Data Hold After RD	0		ns		
TRHDZ	Data Float After RD		2TCLCL-70	ns		
TLLDV	ALE to Valid Data in		8TCLCL-150	ns		
TAVDV	Address to Valid Cata In		9TCLCL - 165	ns		
TLLWL	ALE to WR or RD	3TCLCL - 50	3TCLCL+50	ns		
TAVWL	Address to WR cr 3D	1TCLCL - 130		ns		
TOVWX	Data Valio to WR Tensition	70101-00	1	ns		
TOVWH	Data Setup to WR High	7TCLCL-150		ns		
TWHQX	Data Hold After WR	TCLCL-50		ns		
TRLAZ	RD Low to Address Float		: D	ns		
TWHLH	RD or WR High to ALE High	TCLCL - 40	TCLCL - 40	ns		

### MAXIMUM ICC (mA)

3		Cperating (Note 3)			idle (Note 4)				
	Freq.VCC	1	2.7V	5V	I	6V	2.7V	5V	6V
1	1 MHz	1	Am 6.0	1.5 mA	1	1.8 mA	400 uA	AL 008	1 mA
	6 MHz		1 mA ∣	8 mA		10 mA	1.2 mA	3.5 mA	3.8 mA

#### Note 2:

ά.

Power Down ICC is measured will all output bits disconnected: EA = Port 0 = V\_{CC}, XTAL2 N.C., RST = Vss

#### Note 3:

ICC is measured with all output pins disconnected; XTAL1 driven with TCLCH, TCHCL = 5 ns.VIL = Vss = 0.5V: VIH VCC = 0.5V: XTAL2 N.C. EA = RST = Port 2 = VCC. ICC would be slightly higher if a crystal oscillator used.

#### EXPLANATION OF THE AC SYMBOLS

Each timing symbol has 5 characters. The first character is always a 'T' (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal The following is a list all the characters and what they stand for.

- A. Address. C: Clock. D: Input data.
- H: Logic level HIGH.
- E: Instruction (program memory contents L. Logic level LOW, or ALE. P. PSEN

#### Note 4:

Idle ICC is measured with all output bins asconnected; XTAL I driven TCLCH, TCHCL=5 ns. VIL =V<sub>SS</sub> + 0.5V: V<sub>IH</sub> = V<sub>CC</sub> - 0.5V: XTAL2 N.C.; Port 0 = V<sub>CC</sub>: EA = RST = V<sub>SS</sub>.

#### EXAMPLE:

TAVL1=Time for Accress Valid to ALE low. TLLPL=Time for ALE icw to PSEN low

- Q. Output data R: READ signal
- T: Time
- V Valid.
- W WRITE signal
- X. No longer a valid icgic level.
- Z: Float.



EXTERNAL PROGRAM MEMORY READ CYCLE 12 100. TUHLL -TLUN TUPL ALE TPLPH PSEN TPXAV TLLAX TPX12 TPXD TAVLL 1 PORT O INSTR IN AD-A INSTR IN AD-AT INSTR IN AVA. PORT 2 ADDRESS OR SFR-P2 ADDRESS A8-A15 ADDRESS A8-A15 EXTERNAL DATA MEMORY READ CYCLE TWHLH . TLLDV ALE PSEN TUM RD TRLR TRHDZ TAVAL TLLAX-TRUDY TRHDX TAVDA DATA IN PORTO A0-A7 K) b TRAZ -ADRESS OR SFR-P2 PORT 2 ADDRESS A8-A15 OR SFR-P2 EXTERNAL DATA MEMORY WRITE CYCLE TWHL ASE PSEN TLIW wa TWI WI TAVWL TDVWD -TLLAX TOWH-TWHOX-PORTO A0-A7 DATA OUT ADDRESS OR SFR-P2 ADDRESS AB-A15 OR SFR-P2 PORT 2

.

\_80C51-L/80C31-L\_

### AC TIMING DIAGRAMS





AC inputs during testing are driven at V<sub>CC</sub> – 0.5 for a logic "1" and 0.45V for a logic "0". Timing measurements are made at VIH min for a logic "1" and VIL max for a logic "0". For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loaded VOH/VOL level occurs. lol/loH  $\geq \pm 20$  Ma.



ł

\_\_ 80C51-L/80C31-L\_\_

## **SERIAL PORT TIMING - SHIFT REGISTER MODE**

A.C. CHARACTERISTICS:

 $(T_A = 0 \circ C \text{ to } 70 \circ C; V_{SS} = 0V: V_{CC} = 2.7V \text{ to } 6V; \text{ Load Capacitance} = 80 \text{ pF})$ 

--

1.

Symbol	Parameter	Min	Max	Units
TXLXL	Serial Port Clock Cycle Time	12TCLCL		μS
TQVXH	Output Data Setup to Clock Rising Edge	10TCLCL-133		ns
TXHQX	Output Data Hold After Clock Rising Edge	2TCLCL-117		ns
TXHDX	Input Data Hold After Clock Rising Edge	0		ns
TXHDV	Clock Rising Edge to Input Data Valid		10TLCL-133	ns

#### SHIFT REGISTER TIMING WAVEFORMS



\*



This diagram indicates when signals are clocked internally. The time it takes the signals to propagate to the pins however, ranges from 25 to 125 ns. This propagation delay is dependent on variables such as temperature and pinkading. Propagation also varies from output to output and component. Typically though ( $T_A = 25$  °C fully loaded) RD and WR propagation delays are approximately 50 ns. The other signals are typically 85 ns. Propagation delays are incorporated in the AC specifications.



i.



\_\_80C51-L/80C31-L\_

#### **CLOCK WAVEFORMS**

## \_\_\_ 80C51-L/80C31-L \_\_\_

ARTHMETIC OPERATIONS       Instruction       Byte       Orc         Momemonic       Add register to Accumulator       1       1         ADD       A.Gin et al.       Add direct byte to Accumulator       1       1         ADD       A.@Ri       Add direct byte to Accumulator       1       1         ADD       A.@Ri       Add indirect RAM to Accumulator       1       1         ADDC       A.Rin       Add register to Accumulator with Carry tag       2       1         ADDC       A.@Ri       Add indirect RAM to A with Carry tag       2       1         ADDC       A.@Ri       Add indirect RAM to A with Carry tag       2       1         SUBB       A.Rin       Subtract indirect RAM from A with Borrow       2       1         SUBB       A.@Ri       Subtract indirect RAM from A with Borrow       2       1         NC       A.       Increment Accumulator       1       1         NC       A.       Increment Accumulator       1       1         NC       GRin       Increment direct byte       2       1         NC       GRin       Increment direct byte       2       1         NC       GRin       Increment didided to the one accumulator       1<	1			Table 1. MCS <sup>o</sup> -51 Instruction Set Description		er i jele
Mnemonic         Description         Byte         Corc           ADD         A.Rn         Add register to Accumulator         1         1           ADD         A.Gerect Dyte to Accumulator         2         1           ADD         A.Gerect Dyte to Accumulator         2         1           ADD         A.Wait         Add indirect RAM to Accumulator         1         1           ADDC         A.Rn         Add dregister to Accumulator with Carry flag         2         1           ADDC         A.Wait         Add indirect RAM to A with Carry flag         2         1           SUBB         A.Rn         Subtract direct byte form A with Borrow         2         1           SUBB         A.Wait         Subtract indirect RAM to A with Borrow         2         1           SUBB         A.Wait         Subtract indirect RAM to M with Borrow         2         1           SUBB         A.Wait         Subtract indirect RAM         1         1           NC         A         Increment Accumulator         1         1           NC         Greet         Increment Accumulator         1         1           NC         Greet         Increment Accumulator         1         1           NC		ARITHMETIC (	OPERATIONS			المعامد و.
ADD       Adm       Add register to Accumulator       1       1         ADD       Addret Dyte to Accumulator       2       1         ADD       Addret Dyte to Accumulator       1       1         ADD       Addret Dyte to Accumulator       2       1         ADD       Addret Dyte to Accumulator       2       1         ADDC       A An Add register to Accumulator with Carry flag       2       1         ADDC       A drata       Add indirect RAM to A with Carry flag       2       1         SUBB       A float a       Add indirect RAM for A with Borrow       1       1         SUBB       A float a       Subtract indirect RAM form A with Borrow       2       1         SUBB       A float a       Subtract indirect RAM form A with Borrow       2       1         SUBB       A float a       Subtract indirect RAM form A with Borrow       2       1         NC       A increment Accumulator       1       1       1         NC       Gifth       Increment Accumulator       1       1       1         NC       Gifth       Increment Accumulator       1       1       1       1         NC       Gifth       Increment Accumulator       1		Mnemonic	4.0-	Description	Byte	Cyc
ADD       Add fried       Madd infect DM feet to Accumulator       2       1         ADD       Algata       Add immediate data to Accumulator       1       1         ADD       Algata       Add immediate data to Accumulator       2       1         ADD       Algata       Add immediate data to Accumulator       2       1         ADDC       Adrinec       Add indiced RAM to A with Carry flag       2       1         ADDC       Adrinec       Add immediate data to A with Carry flag       2       1         SUBB       A.Rin       Subtract direct byte from A with Borrow       1       1         SUBB       A.gRi       Subtract direct byte from A with Borrow       2       1         SUBB       A.gRi       Subtract direct AM from A with Borrow       2       1         NC       A       Increment register       1       1       1         NC       Gried       Increment register       1       1       1       1         NC       Gried       Increment direct byte       2       1       1       1       1         NC       Gried       Increment direct byte       2       1       1       1       1       1       1       1       1 <td></td> <td>ADD</td> <td>A, Kn</td> <td>Add register to Accumulator</td> <td>. 1</td> <td>1</td>		ADD	A, Kn	Add register to Accumulator	. 1	1
ADD A Werk Add indirect HAM to Accumulator 1 1 1 ADD A Work Add indirect HAM to Accumulator 2 1 ADDC A Aria Add immediate data to Accumulator 1 1 ADDC A direct Add increater byte to Awith Carry flag 2 1 ADDC A efficient Add indirect RAM to A with Carry flag 2 1 ADDC A efficient Add indirect RAM to A with Carry flag 2 1 ADDC A efficient Add indirect RAM to A with Carry flag 2 1 SUBB A Rn Subtract register from A with Borrow 1 1 SUBB A efficient addite at a to A with Borrow 2 1 SUBB A efficient addite at a to A with Borrow 2 1 SUBB A efficient addite at a to A with Borrow 2 1 SUBB A efficient addite at a to A with Borrow 2 1 SUBB A efficient addite at a to A with Borrow 2 1 SUBB A efficient addite at a to A with Borrow 2 1 NC A Increment Accumulator 1 1 NC efficient addite addite to A with Borrow 2 1 NC efficient addite addite to the Awith Borrow 2 1 NC efficient addite addite to the Awith Borrow 1 1 NC efficient addite addite to the Awith Borrow 1 1 NC efficient addite addite to the Awith Borrow 1 1 NC efficient addite addite to the Awith Borrow 1 1 NC efficient addite addite to the Awith Borrow 1 1 NC efficient addite addite to the 1 1 NC efficient addite to the 1 1 SUBE A a Decrement addite to the 1 1 SUBE A A B externent addite to the 1 1 SUBE A A B externent addite to the to the 1 1 ANL Addited AND register to Accumulator 1 1 ANL Addited AND efficient Addite Accumulator 2 1 ANL Addited AND end the Accumulator 1 1 ANL Addited AND externent addite to the 2 1 ANL Addited AND immediate data to Accumulator 1 1 SUBE Afficient AND immediate data to Accumulator 2 1 ANL Addited AND immediate data to Accumulator 1 1 ANL Addited AND endited RAM to Accumulator 2 1 ANL Addited AND immediate data to Accumulator 1 1 SUBE Afficient Addite Accumulator 1 1 ANL	1	ADD	Adirect	Add direct byte to Accumulator	2	1
ADDAlidataAdd immediate data to Accumulator21ADDCAgRiAdd incided to to Awith Carry flag21ADDCAlignedAdd incided RAM to Awith Carry flag11ADDCAlignedAdd incided RAM to Awith Carry flag21ADDCAlignedAdd incided RAM to A with Carry flag21SUBBAlignedSubtract direct Byte from A with Borrow21SUBBAlignedSubtract indirect RAM from A with Borrow21SUBBAlignedSubtract indirect RAM from A with Borrow21NCAlignedSubtract indirect RAM from A with Borrow21NCAlignedSubtract indirect RAM from A with Borrow21NCGiredIncrement accumulator11NCGiredIncrement accumulator11NCGiredIncrement accumulator11NCOPTRIncrement accumulator11NCDiredDecrement accumulator11ZECRinDecrement accumulator11ZECRinDecrement accumulator11ZULABMultiply A&B14ZVABDirde A by B14ZVABDired Aby B14ZVABDired Aby B11ANLAdricetAND accumulator11ANLAdricetAND immediate	l	ADD	A,ØRI	Add indirect RAM to Accumulator	1	1
ADDC A Africe Add register to Accumulator with Carry 1 1 ADDC A Qirec Average Add indirect Apk to A with Carry flag 2 1 ADDC A Qirect Average Add indirect Apk to A with Carry flag 1 1 ADDC A Work Add indirect Apk to A with Carry flag 2 1 SUBB A An Subtract register from A with Borrow 1 1 SUBB A Arin Subtract indirect Apk from A with Borrow 2 1 SUBB A Arin Subtract indirect Apk from A with Borrow 1 1 SUBB A Arina Subtract indirect Apk from A with Borrow 2 1 NC A Increment Accumulator 1 1 NC A Increment Accumulator 1 1 NC ØRI Increment direct Apk from A with Borrow 2 1 NC ØRI Increment direct Apk from A with Borrow 2 1 NC ØRI Increment direct Apk from A with Borrow 2 1 NC ØRI Increment direct Apk from A with Borrow 2 1 NC ØRI Increment direct Apk 1 1 1 DEC A DPTR Increment direct Apk 2 1 NC ØRI Increment direct Apk 1 1 1 DEC R n Decrement Accumulator 1 1 DEC R A Decrement Accumulator 1 1 DEC ØRI Decrement direct Apk 1 1 1 DEC ØRI Decrement direct Apk 1 1 4 CV AB Divide A by B 1 4 CA A Decrmal Adjust Accumulator 2 1 ANL A Africet AND direct byte to Accumulator 2 1 ANL A Africet AND direct byte to Accumulator 2 1 ANL A Africet AND direct byte to Accumulator 2 1 ANL A Africet AND direct byte to Accumulator 2 1 ANL A Africet AND direct byte to Accumulator 2 1 ANL A Africet AND direct byte to Accumulator 2 1 ANL A Africet AND direct byte to Accumulator 2 1 CRL A Arrotat OR mediate data to direct byte 2 1 ANL Africata OR immediate data to direct byte 2 1 ANL Africata OR immediate data to direct byte 3 22 ARL A Arrotata OR immediate data to direct byte 2 1 ARL A Arrotata OR immediate data to direct byte 3 22 ARL A Arrotata OR immediate data to direct byte 3 22 ARL A Arrotata OR immediate data to direct byte 3 22 ARL A Arrotata OR immediate data to direct byte 3 22 ARL A Arrotata OR immediate data to direct byte 3 22 ARL A Arrotata OR immediate data to direct	i	ADD	A,#data	Add immediate data to Accumulator	2	1
ADDC       Advince:       Add direct pay fe to A with Carry flag       1         ADDC       A #data       Add immediate data to A with Carry flag       1       1         SUBB       A Rn       Subtract register from A with Borrow       2       1         SUBB       A Rn       Subtract immediate data from A with Borrow       2       1         SUBB       A & Rn       Subtract immediate data from A with Borrow       2       1         NC       A       Increment Accumulator       1       1         NC       A       Increment register       1       1         NC       Gred       Increment register       1       1         NC       Gred       Decrement adcumulator       1       1         NC       Gred       Decrement register       1       1         NC       Gred       Decrement adcumulator       1       1         NC       Gred       Decrement register       1       1         LEC       A       Decrement adcumulator       1       1         LEC       direct       Decrement adcumulator       1       1         MULU       AB       Multop A&B       1       4         ZV       AB	ļ	ADDC	A.Rn	Add register to Accumulator with Carry	1	1
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	1	ADDC	A,direct	Add direct byte to A with Carry flag	2	1
ADDC       A/Rdata       Add immediate data to A with Carry flag       2       1         SUBB       A.Rin       Subtract register from A with Borrow       2       1         SUBB       A.@Ri       Subtract indirect byte from A with Borrow       2       1         SUBB       A.@Ri       Subtract indirect byte from A with Borrow       2       1         NC       A       Increment Accumulator       1       1         NC       A       Increment register       1       1         NC       direct       Increment indirect RAM       1       1         NC       ØRI       Increment indirect RAM       1       1         NC       ØRI       Increment indirect RAM       1       1         NC       DPTR       Incriment Indirect RAM       1       1         NC       DPTR       Increment indirect RAM       1       1         ZEC       A       Decrement indirect RAM       1       1         ZEC       direct       Decrement indirect RAM       1       1         ZIML       AB       Divide A by B       1       4         ZIM       AV       Decrement indirect RAM to Accumulator       1       1         AN	1	ADDC	A,@Ri	Add indirect RAM to A with Carry flag	1	1
SUBB       A.Rn       Subtract register from A with Borrow       1       1         SUBB       A.@Ri       Subtract indirect RAM from A with Borrow       2       1         SUBB       A.@Ri       Subtract immed. data from A with Borrow       2       1         SUBB       A.@Ria       Subtract immed. data from A with Borrow       2       1         SUBB       A.@Ria       Subtract immed. data from A with Borrow       2       1         NC       A       Increment Accumulator       1       1         NC       ØRi       Increment direct byte       2       1         NC       ØRi       Increment direct byte       2       1         NC       ØRi       Increment direct byte       2       1         NC       ØRi       Increment direct AM       1       1         DEC       R       Decrement indirect RAM       1       1         ZEC       ØRi       Decrement indirect AM       1       1         ZEC       ØRi       Decrement indirect AM       1       1         ZY       AB       Divide A by B       1       4         ZY       AB       Divide A by Cournulator       1       1         ANIL	1	ADDC	A,#data	Add immediate data to A with Carry flag	2 ·	1
SUBB       A.direct       Subtract direct byte from A with Borrow       2       1         SUBB       A.@ata       Subtract immed. RAM from A with Borrow       2       1         NC       A       Increment Accumulator       1       1         NC       A       Increment Accumulator       1       1         NC       direct       Increment direct byte       2       1         NC       direct       Increment direct byte       2       1         NC       direct       Increment direct byte       2       1         NC       direct       Decrement register       1       1         EEC       A       Decrement indirect RAM       1       1         ZEC       ØRi       Decrement indirect RAM       1       1         LOGICAL OPERATIONS       Moremonk       Decremal Adjust Accumulator       1       1         ANL       A.direct       AND offered byte to Accumulator       1       1         ANL <td>1</td> <td>SUBB</td> <td>A,Rn</td> <td>Subtract register from A with Borrow</td> <td>1</td> <td>1</td>	1	SUBB	A,Rn	Subtract register from A with Borrow	1	1
SUBB       A.#GRi       Subtract infinect RAM from A with Borrow       1       1         NC       A.#data       Subtract immed. data from A with Borrow       2       1         NC       A.       Increment decumulator       1       1         NC       A.       Increment decumulator       1       1         NC       ØRi       Increment direct byte       2       1         NC       ØRi       Increment direct byte       2       1         NC       ØRi       Increment direct byte       2       1         DEC       A       Decrement direct AMM       1       1         EEC       Rn       Decrement direct AMM       1       1         EEC       ØRi       Decrement direct AMM       1       1         ULL       AB       Divide A by B       1       4         ZV       AB       Divide A by B       1       4         ZV       AB       Divide A by B       1       1         INC       Arin       AND register to Accumulator       2       1         AM       Decimal Adjust Accumulator       1       1       1         AM       Decimal Adjust Accumulator       2       1	1	SUBB	A,direct	Subtract direct byte from A with Borrow	2	1
SUBBA #dataSubtract immed, data from A with Borrow21NCAincrement Accumulator11NCdirectIncrement direct byte21NCdirectIncrement direct byte21NCOPTRIncrement direct RAM11NCDPTRIncrement Accumulator11NCDPTRIncrement Accumulator11DECADecrement firect byte21DECdirectDecrement direct byte21DECdirectDecrement direct byte21DECdirectDecrement direct byte21DECdirectDecrement direct byte21DECdirectDecrement direct RAM11MULABMultiply A& B14DYABDivide A by B14DADecremal Adjust Accumulator11NLA, RinAND register to Accumulator11ANLA, GataAND indirect RAM to Accumulator21ANLA, afdataAND indirect RAM to Accumulator21ANLA, afdataAND immediate data to direct byte21ANLA, afdataAND immediate data to accumulator11ANLA, afdataAND immediate data to direct byte32DRLA, RinOR immediate data to direct byte32DRL </td <td>1</td> <td>SUBB</td> <td>A,ØRI</td> <td>Subtract indirect RAM from A with Borrow</td> <td>1</td> <td>1</td>	1	SUBB	A,ØRI	Subtract indirect RAM from A with Borrow	1	1
NC       A       Increment Accumulator       1       1         I.C       Rn       Increment indirect byte       2       1         NC       ØRi       Incriment indirect RAM       1       1         NC       ØRi       Incriment Data Pointer       1       2         DEC       A       Decrement Accumulator       1       1         DEC       A       Decrement register       1       1         DEC       Brit       Decrement indirect byte       2       1         DEC       ØRi       Decrement indirect Nyte       2       1         VUL       AB       Multiply A&B       1       4         Divide A by B       1       4       1       1         LOGICAL OPERATIONS       Increment adjust Accumulator       1       1         ANL       A, Rin       AND register to Accumulator       2       1         ANL       A, direct       AND accumulator       2       1		SUBB	A.#data	Subtract immed. data from A with Borrow	2	1
C       An       Increment register       1       1         .NC       direct       Increment direct byte       2       1         .NC       ØRI       Incriment indirect RAM       1       1         NC       DPTR       Incriment indirect RAM       1       1         .NC       DPTR       Incriment Data Pointer       1       1         .DEC       A       Decrement register       1       1         .DEC       direct       Decrement indirect RAM       1       1         .DEC       direct       Decrement indirect RAM       1       1         .DEC       direct       Decrement indirect RAM       1       4        VUL       AB       Multiply A& B       1       4        V       AB       Divide A by B       1       4	1	NC	Ą	Increment Accumulator	1	1
NCdirectIncrement direct byte21INC $@Ri$ increment indirect RAM11INCDPTRincrement aPointer12ECADecrement Accumulator11IECRinDecrement direct byte21ECdirectDecrement indirect RAM11IECdirectDecrement indirect RAM11ZECdirectDecrement indirect RAM11VULABDivide A by B14ZYABDivide A by B14ZYABDivide A by B14ZYABDivide A by B11LOGICAL OPERATIONSEstimationByteCyceANLA,RinAND register to Accumulator21ANLA,RinAND direct byte to Accumulator21ANLA,directAND direct byte to Accumulator21ANLA,directAND immediate data to Accumulator21ANLdirect,#dataAND immediate data to direct byte32ANLdirect,#dataAND immediate data to direct byte32ANLAdirectOR register to Accumulator11CRLA,directOR direct byte to Accumulator21ANLAdirectAND immediate data to direct byte32CRLA,directOR direct byte to Accumulator11CRL <td></td> <td>:.C</td> <td>Rn</td> <td>Increment register</td> <td>1</td> <td>1</td>		:.C	Rn	Increment register	1	1
NC       @Ri       Incriment indirect RAM       1       1         NC       DPTR       Incriment Data Pointer       1       2         EEC       A       Decrement Accumulator       1       1         DEC       Girect       Decrement direct byte       2       1         DEC       direct       Decrement indirect RAM       1       1         VIUL       AB       Multiply A&B       1       4         DY       AB       Divide A by B       1       4         DY       AB       Divide A by B       1       1         LOGICAL OPERATIONS       Memonic       Destination       Byte       Cyc         NL       A,Rin       AND direct byte to Accumulator       1       1       1         ANL       Adirect       AND indirect RAM to Accumulator       2       1         ANL       Adirect       AND indirect RAM to Accumulator       2       1         ANL       direct A       AND indirect act to direct byte       3       2         DRL       A,#data       AND immediate data to Accumulator       1       1         CRL       A,@Rin       OR register to Accumulator       2       1         ANL	1	NC	direct	Increment direct byte	2	1
NC       DPTR       Incriment Data Pointer       1       2         DEC       A       Decrement Accumulator       1       1         DEC       Rn       Decrement register       1       1         DEC       direct       Decrement indirect byte       2       1         DEC       @Rn       Decrement indirect RAM       1       1         VUL       AB       Divide A by B       1       4         DV       AB       Divide A by B       1       4         DV       AB       Divide A by B       1       4         Decimal Adjust Accumulator       1       1       1         LOGICAL OPERATIONS         1       1         Mnemonic       Destination       Byte       Cyc       1       1         ANL       A, direct       AND direct byte to Accumulator       2       1       1         ANL       A, direct       AND indirect RAM to Accumulator       2       1       1       1         ANL       A, direct       AND immediate data to Accumulator       2       1       1       1       1       1         ANL       A, direct       AND immediate data to direct byte	į	NC	@Ri	Incriment indirect RAM	1	1
2EC       A       Decrement Accumulator       1       1         2EC       Rn       Decrement register       1       1         2EC       ØRi       Decrement indirect RAM       1       1         2EC       ØRi       Decrement indirect RAM       1       1         7/UL       AB       Divide A by B       1       4         2A       A       Decimal Adjust Accumulator       1       1         LOGICAL OPERATIONS       Mnemonic       Destination       Byte       Cyc         ANL       A,Rin       AND register to Accumulator       1       1       1         ANL       A,direct       AND indirect RAM to Accumulator       2       1         ANL       A,direct       AND indirect RAM to Accumulator       2       1         ANL       A,direct       AND comulator to direct byte       3       2         CRL       A,Rin       OR register to Accumulator       1       1       1         ANL       direct.#data       AND immediate data to direct byte       3       2       1         ANL       direct.#data       OR indirect RAM to Accumulator       1       1       1         CRL       A,BRi       OR indirect By	1	NC	DPTR	Incriment Data Pointer	1	2
ZEC       Rn       Decrement register       1       1         ZEC       direct       Decrement indirect RAM       1       1         YUL       AB       Multiply A& B       1       4         ZY       AB       Divide A by B       1       4         ZY       AB       Divide A by B       1       4         ZA       A       Decimal Adjust Accumulator       1       1         LOGICAL OPERATIONS       Byte       Cyc       1       1         Mnemonic       Destination       Byte       Cyc       1       1         ANL       Adirect       AND direct byte to Accumulator       2       1       1         ANL       Adirect       AND indirect RAM to Accumulator       2       1       1         ANL       Adirect       AND immediate data to direct byte       2       1       1         ANL       direct,#data       AND immediate data to direct byte       2       1       1       1         ANL       direct,#data       AND immediate data to direct byte       2       1       1       1       1       1         CRL       Agiret       OR idrect byte to Accumulator       2       1       1	1	CEC	A	Decrement Accumulator	1	1
ZEC       direct       Decrement indirect BAM       1       1         ZEC       @Ri       Decrement indirect RAM       1       1         MUL       AB       Multiply A& B       1       4         ZM       AB       Divide A by B       1       4         ZM       AB       Divide A by B       1       4         ZM       A       Decimal Adjust Accumulator       1       1         LOGICAL OPERATIONS       Mnemonic       Destination       Byte       Cyc         ANL       A,Rin       AND register to Accumulator       2       1         ANL       A,direct       AND indirect RAM to Accumulator       2       1         ANL       A,#data       AND immediate data to Accumulator       2       1         ANL       direct,#data       AND accumulator to direct byte       3       2         CRL       A,Rin       OR register to Accumulator       1       1       1         CRL       A,Rin       OR register to Accumulator       2       1       1         CRL       A,Rin       OR register to Accumulator       2       1       1         CRL       A,Rin       OR indired RAM to Accumulator       2 <td< td=""><td></td><td>DEC.</td><td>Rn</td><td>Decrement register</td><td>1</td><td>i  </td></td<>		DEC.	Rn	Decrement register	1	i
DEC       ØRi       Decrement indirect RAM       1       1         MUL       AB       Multiply A&B       1       4         Z/Y       AB       Divide A by B       1       4         Z/Y       AB       Divide A by B       1       4         Z/Y       AB       Divide A by B       1       4         Z/Y       AB       Decimal Adjust Accumulator       1       1         LOGICAL OPERATIONS       Mnemonic       Bestination       Byte       Cyc         ANL       A,Rin       AND register to Accumulator       2       1         ANL       Adrect       AND indirect RAM to Accumulator       2       1         ANL       A.@Rii       AND indirect RAM to Accumulator       2       1         ANL       direct.# data       AND comuniator to direct byte       3       2         CRL       A.@Ri       OR register to Accumulator       1       1       1         CRL       A.@Ri       OR register to Accumulator       1       1       1         CRL       A.@Ri       OR indirect RAM to Accumulator       2       1       1         CRL       A.@Ri       OR indirect RAM to Accumulator       2       1	1	C C	direct	Decrement direct byte	2	i l
ADL       AB       Multiply A&B       1       4         2V       AB       Divide A by B       1       4         2V       AB       Divide A by B       1       4         2V       AB       Decimal Adjust Accumulator       1       1         LOGICAL OPERATIONS       Image: Cyc       1       1       1         LOGICAL OPERATIONS       Destination       Byte       Cyc         ANL       A, direct       AND register to Accumulator       1       1         ANL       A, direct       AND indirect byte to Accumulator       2       1         ANL       A, direct       AND indirect data to Accumulator       2       1         ANL       direct,#data       AND immediate data to direct byte       3       2         DRL       A, Rin       OR register to Accumulator       1       1         ANL       direct,#data       AND immediate data to direct byte       3       2         DRL       A, BRi       OR indirect RAM to Accumulator       1       1         CRL       A, direct       OR direct byte to Accumulator       2       1         CRL       A, direct       CR cumulator to direct byte       3       2       1 <td>í</td> <td>750</td> <td>m Ri</td> <td>Decrement indirect RAM</td> <td>1</td> <td>1</td>	í	750	m Ri	Decrement indirect RAM	1	1
DV       AB       Divide A by B       1       4         DA       A       Decimal Adjust Accumulator       1       1         LOGICAL OPERATIONS       Mnemonic       Destination       Byte       Cyc         ANL       A.Rn       AND register to Accumulator       1       1         ANL       A.direct       AND direct byte to Accumulator       2       1         ANL       A.deati       AND indirect AM to Accumulator       2       1         ANL       A.deati       AND immediate data to Accumulator       2       1         ANL       direct.#data       AND immediate data to Accumulator       2       1         ANL       direct.#data       AND immediate data to Accumulator       2       1         ANL       direct.#data       AND immediate data to Accumulator       2       1         ANL       direct.#data       OR register to Accumulator       2       1         CRL       A.geRi       OR indirect RAM to Accumulator       2       1         CRL       A.geRi       OR indirect BAM to Accumulator       2       1         CRL       A.geRi       OR indirect BAM to Accumulator       2       1         CRL       A.geRi       OR Accumulat	J	· 11 !!	2P	Multiply A & R	1	à
A     Decimal Adjust Accumulator     1     1       LOGICAL OPERATIONS       Mnemonic     Destination     Byte     Cyc       ANL     A.Rin     AND register to Accumulator     1     1       ANL     A.direct     AND indirect byte to Accumulator     2     1       ANL     A.@Ri     AND indirect RAM to Accumulator     2     1       ANL     A.@Ri     AND indirect RAM to Accumulator     2     1       ANL     A.@Ri     AND indirect RAM to Accumulator     2     1       ANL     A.@Ri     AND indirect RAM to Accumulator     2     1       ANL     direct_#data     AND immediate data to Accumulator     2     1       ANL     direct_#data     AND immediate data to direct byte     3     2       DRL     A.geni     OR indirect BAM to Accumulator     1     1       CRL     A.@Ri     OR indirect AAM to Accumulator     2     1       CRL     A.@Ri     OR immediate data to direct byte     3     2       CRL     direct,#data     OR immediate data to direct byte     3     2       CRL     direct,#data     OR immediate data to direct byte     3     2       CRL     direct,#data     Cusuve-OR register to Accumulator     1     1			78	Divide A by R	1	
LOGICAL OPERATIONS       Mnemonic     Destination     Byte     Cyc       FNL     A.Rn     AND register to Accumulator     1     1       ANL     A.direct     AND direct byte to Accumulator     2     1       ANL     A.@Ri     AND direct MM to Accumulator     2     1       ANL     A.@Ri     AND direct AM to Accumulator     2     1       ANL     A.#data     AND immediate data to Accumulator     2     1       ANL     direct.# data     AND immediate data to direct byte     2     1       ANL     direct.#data     AND immediate data to direct byte     3     2       CRL     A.Rn     OR register to Accumulator     1     1       CRL     A.Rn     OR indirect RAM to Accumulator     2     1       CRL     A.@Ri     OR indirect RAM to Accumulator     2     1       CRL     A.@Ri     OR indirect RAM to Accumulator     2     1       CRL     A.@Ri     OR immediate data to Accumulator     2     1       CRL     A.@Ri     OR immediate data to Accumulator     2     1       CRL     A.@Ri     OR immediate data to Accumulator     2     1       CRL     direct.#data     OR immediate data to Accumulator     2     1   <		5.	20	Decimal Adjust Accumulator	1	1
LOGICAL OPERATIONSMnemonicDestinationByteCyc-NLA.RnAND register to Accumulator11ANLA.QirectAND direct byte to Accumulator21ANLA.QirectAND direct byte to Accumulator21ANLA.@RiAND indirect RAM to Accumulator21ANLA.#dataAND inmediate data to Accumulator21ANLdirect.#AND inmediate data to direct byte21ANLdirect.#dataAND inmediate data to direct byte32CRLA.RnOR register to Accumulator11ORLA.g@riOR indirect RAM to Accumulator21CRLA.@riectOR direct byte to Accumulator21CRLA.@riectOR indirect RAM to Accumulator21CRLa.@rect.#OR inmediate data to Accumulator21CRLdirect.#dataOR immediate data to direct byte21CRLdirect.#dataOR immediate data to direct byte21CRLA.g@RiExclusive-OR indirect RAM to A11KLA.@gRiExclusive-OR indirect RAM to A21KRLA.@gRiExclusive-OR immediate data to di		50		Decimar Adjust Accumulater	,	
MnemonicDestinationByteCycANLA,RnAND register to Accumulator11ANLA,@rectAND direct byte to Accumulator21ANLA,@RiAND indirect RAM to Accumulator11ANLA,#dataAND immediate data to Accumulator21ANLA,#dataAND immediate data to direct byte21ANLdirect,#dataAND immediate data to direct byte32DRLA,RnOR register to Accumulator11CRLA,directOR direct byte to Accumulator21ORLA,#dataOR indirect RAM to Accumulator21CRLA,#dataOR indirect RAM to Accumulator21CRLA,#dataOR indirect BAM to Accumulator21CRLA,#dataOR indirect BAM to Accumulator21CRLA,#dataOR indirect BAM to Accumulator21CRLA,#dataOR indirect byte32XRLA,#dataOR inmediate data to direct byte32XRLA,GrectExclusive-OR register to Accumulator11XRLA,@rectExclusive-OR indirect RAM to A11XRLA,@rectExclusive-OR indirect RAM to A21XRLA,GrectExclusive-OR indirect RAM to A21XRLA,@rectExclusive-OR indirect RAM to A21XRLA,@rectExclusive-OR indi		LOGICAL OPE	RATIONS			
ANLA.RinAND register to Accumulator11ANLA.@rectAND direct byte to Accumulator21ANLA.@RiAND indirect RAM to Accumulator11ANLA.#dataAND indirect RAM to Accumulator21ANLdirect,# dataAND immediate data to Accumulator21ANLdirect,# dataAND immediate data to direct byte21ANLdirect,# dataAND immediate data to direct byte32DRLA.RinOR register to Accumulator11ORLA.@RiOR indirect RAM to Accumulator21ORLA.@RiOR indirect RAM to Accumulator21CRLA.#oataOR indirect RAM to Accumulator21CRLA.#oataOR immediate data to direct byte32CRLdirect,# dataOR immediate data to direct byte32CRLdirect,# dataOR immediate data to direct byte32KRLA.#oataCR immediate data to direct byte32KRLA.GirectExclusive-OR register to Accumulator11KRLA.directExclusive-OR indirect byte to Accumulator21KRLA.@RiExclusive-OR indirect byte to Accumulator21KRLA.@RiExclusive-OR immediate data to A21KRLA.@RiExclusive-OR immediate data to a21KRLA.@RiExclusive-OR immediate d		Mnemonic		Destination	Byte	Cyc
ANLA.directAND direct byte to Accumulator21ANLA.@RiAND indirect RAM to Accumulator11ANLA.#dataAND immediate data to Accumulator21ANLdirect.AAND accumulator to direct byte21ANLdirect.#dataAND immediate data to direct byte32DRLA.RnOR register to Accumulator11ORLA.directOR direct byte to Accumulator21ORLA.@RiOR indirect RAM to Accumulator21ORLA.@RiOR indirect BAM to Accumulator21CRLA.#dataOR indirect RAM to Accumulator21CRLA.#dataOR indirect BAM to Accumulator21CRLdirect,#dataOR immediate data to direct byte21CRLdirect,#dataOR immediate data to direct byte32XRLA.RnExclusive-OR register to Accumulator11KRLA.directExclusive-OR indirect byte to Accumulator21XRLA.directExclusive-OR indirect to Cirect byte21XRLA.#dataExclusive-OR immediate data to A21XRLdirect,#cataExclusive-OR immediate data to A21XRLdirect,#cataExclusive-OR immediate data to A21XRLA.@dataExclusive-OR immediate data to Jirect32CLRAClear Accumulator1<		-NL	A.Hn	AND register to Accumulator	1	
ANLA/ØRiAND indirect RAM to Accumulator11ANLA.#dataAND immediate data to Accumulator21ANLdirect,AAND Accumulator to direct byte21ANLdirect,#dataAND immediate data to direct byte32ORLA.RnOR register to Accumulator11ORLA.@RiOR indirect BAM to Accumulator21ORLA.@RiOR indirect RAM to Accumulator21ORLA.@RiOR indirect RAM to Accumulator11CRLA.#dataOR indirect RAM to Accumulator21CRLA.#dataOR immediate data to Accumulator21CRLOrect,AOR Accumulator to direct byte32XRLA.annExclusive-OR register to Accumulator11CRLdirect,#dataOR immediate data to direct byte32XRLA.GirectExclusive-OR register to Accumulator11XRLA.@RiExclusive-OR direct byte to Accumulator21XRLA.@RiExclusive-OR indirect RAM to A11XRLA.@RiExclusive-OR immediate data to A21XRLA.@RiExclusive-OR immediate data to A21XRLA.@RiExclusive-OR immediate data to A21XRLA.@RiExclusive-OR immediate data to A21XRLA.@RiExclusive-OR immediate data to A21		ANL	A, direct	AND direct byte to Accumulator	2	1
ANLA,#dataAND immediate data to Accumulator21ANLdirect,#dataAND Accumulator to direct byte21ANLdirect,#dataAND immediate data to direct byte32DRLA.RnOR register to Accumulator11ORLA.directOR direct byte to Accumulator21ORLA.@RiOR indirect RAM to Accumulator21ORLA.@RiOR indirect RAM to Accumulator21CRLA.#dataOR immediate data to Accumulator21CRLdirect,#dataOR immediate data to Accumulator21CRLdirect,#dataOR immediate data to Accumulator21CRLdirect,#dataOR immediate data to direct byte32XRLA.RnExclusive-OR register to Accumulator11XRLA.GirectExclusive-OR direct byte to Accumulator11XRLA.girectExclusive-OR indirect RAM to A11XRLA.girectExclusive-OR immediate data to A21XRLA.girectExclusive-OR immediate data to direct32XRLA.#dataExclusive-OR immediate data to direct32XRLA.#dataExclusive-OR immediate data to direct32XRLA.#dataExclusive-OR immediate data to direct32XRLA.#dataExclusive-OR immediate data to direct32XRLA.#dataE		ANL	A,@Ri	AND indirect RAM to Accumulator	1	
ANLdirect.AAND Accumulator to direct byte21ANLdirect.#dataAND immediate data to direct byte32DRLA.RnOR register to Accumulator11DRLA.directOR direct byte to Accumulator21DRLA.directOR indirect RAM to Accumulator11DRLA.@RiOR indirect RAM to Accumulator21DRLA.@RiaOR immediate data to Accumulator21DRLa.#dataOR immediate data to direct byte21DRLdirect.#dataOR immediate data to direct byte32KRLdirect.#dataOR immediate data to direct byte32KRLA.RnExclusive-OR register to Accumulator *11XRLA.GirectExclusive-OR direct byte to Accumulator *11XRLA.@RiExclusive-OR indirect RAM to A11XRLA.#dataExclusive-OR immediate data to direct32XRLdirect.#cataExclusive-OR immediate data to direct32XRLdirect.#cataExclusive-OR immediate data to direct32CLRAClear Accumulator11XRLdirect.#cataExclusive-OR immediate data to direct32CLRAClear Accumulator111RLARotate Accumulator111RLARotate Accumulator111 </td <td></td> <td>ANL</td> <td>A.#data</td> <td>AND immediate data to Accumulator</td> <td>2</td> <td>1</td>		ANL	A.#data	AND immediate data to Accumulator	2	1
ANLdirect,#dataAND immediate data to direct byte32DRLA.RnOR register to Accumulator11DRLA.directOR direct byte to Accumulator21DRLA.@RiOR indirect RAM to Accumulator11DRLA.@RiOR indirect RAM to Accumulator21DRLA.@ataOR inmediate data to Accumulator21DRLairect,AOR Accumulator to direct byte21DRLdirect,#dataOR immediate data to direct byte32KRLA.RnExclusive-OR register to Accumulator *11KRLA.directExclusive-OR register to Accumulator *11KRLA.@RiExclusive-OR direct byte to Accumulator *11XRLA.@RiExclusive-OR indirect RAM to A11XRLAidataExclusive-OR immediate data to A21XRLdirect,AExclusive-OR immediate data to direct32XRLdirect,#cataExclusive-OR immediate data to direct32XRLdirect,#cataExclusive-OR immediate data to direct32CLRAClear Accumulator111RLARotate Accumulator111RLARotate Accumulator Left111RRARotate Accumulator Right111RRCARotate Accumulator Right through Carry flag1<		ANL	directA	AND Accumulator to direct byte	2	1
DRLA.RnOR register to Accumulator11DRLA.directOR direct byte to Accumulator21DRLA.@RiOR indirect RAM to Accumulator11DRLA.@RiOR indirect RAM to Accumulator11DRLA.@ataOR immediate data to Accumulator21DRLairect,AOR Accumulator to direct byte21DRLdirect,#dataOR immediate data to direct byte32KRLA.RnExclusive-OR register to Accumulator11KRLA.directExclusive-OR register to Accumulator11KRLA.directExclusive-OR indirect BAM to A11KRLA.@ataExclusive-OR indirect RAM to A21XRLA.@ataExclusive-OR indirect to cirect byte21XRLdirect,#cataExclusive-OR immediate data to direct32XRLdirect,#cataExclusive-OR immediate data to direct32XRLdirect,#cataExclusive-OR immediate data to direct32ZRRACiear Accumulator111RLARotate Accumulator Left111RRARotate Accumulator Right111RRCARotate Accumulator Right through Carry flag11SWAPASwap nibbles within the Accumulator11		ANL	direct,#data	AND immediate data to direct byte	3	2
ORLA.directOR direct byte to Accumulator21ORLA.@RiOR indirect RAM to Accumulator11ORLA.@RiOR indirect RAM to Accumulator11CRLA.#dataOR immediate data to Accumulator21CRLdirect,AOR Accumulator to direct byte21CRLdirect,#dataOR immediate data to direct byte32XRLA.RnExclusive-OR register to Accumulator11XRLA.directExclusive-OR register to Accumulator21XRLA.@RiExclusive-OR indirect RAM to A11XRLA.@RiExclusive-OR indirect RAM to A21XRLA.#dataExclusive-OR indirect roct byte21XRLdirect,#cataExclusive-OR indirect roct byte21XRLdirect,#cataExclusive-OR indirect roct byte21XRLdirect,#cataExclusive-OR immediate data to direct32XRLdirect,#cataExclusive-OR immediate data to direct32CLRAClear Accumulator111RLARotate Accumulator Left111RRARotate Accumulator Right111RRCARotate Accumulator Right111RRCASwap nibbles within the Accumulator111		ORL	A.Rn	OR register to Accumulator	1	1
ORLA.@RiOR indirect RAM to Accumulator11CRLA.#dataOR indirect RAM to Accumulator21CRLdirect,#dataOR Accumulator to direct byte21CRLdirect,#dataOR immediate data to Accumulator21CRLdirect,#dataOR immediate data to direct byte32KRLA.RnExclusive-OR register to Accumulator11KRLA.directExclusive-OR direct byte to Accumulator21XRLA.@RiExclusive-OR indirect RAM to A11KRLA.@RiExclusive-OR indirect RAM to A11KRLA.@RiExclusive-OR indirect roct byte21XRLdirect,#cataExclusive-OR Accumulator to cirect byte21XRLdirect,#cataExclusive-OR immediate data to direct32CLRAClear Accumulator111RLARotate Accumulator111RLARotate Accumulator Left111RRARotate Accumulator Right111RRCARotate A Right through Carry flag111SWAPASwap nibbles within the Accumulator111		j ORL	A.direct	OR direct byte to Accumulator	2	1
CRLA.#dataOR immediate data to Accumulator21CRLgirect,AOR Accumulator to direct byte21CRLdirect,#dataOR immediate data to direct byte32KRLA.RnExclusive-OR register to Accumulator11KRLA.directExclusive-OR direct byte to Accumulator21XRLA.directExclusive-OR direct byte to Accumulator21XRLA.@RiExclusive-OR indirect RAM to A11XRLA.#dataExclusive-OR immediate data to A21XRLdirect,#cataExclusive-OR immediate data to direct32CLRAClear Accumulator11RLARotate Accumulator11RLARotate Accumulator Left11RRARotate Accumulator Right11RRCARotate A Regist through Carry flag11SWAPASwap orbbles withing the Accumulator11		CRL	A.@Ri	OR indirect RAM to Accumulator	1	1
CRLairect,AOR Accumulator to direct byte21CRLdirect,#dataOR immediate data to direct byte32XRLA.RnExclusive-OR register to Accumulator11XRLA.directExclusive-OR register to Accumulator21XRLA.directExclusive-OR direct byte to Accumulator21XRLA.@RiExclusive-OR indirect RAM to A11XRLA.#dataExclusive-OR immediate data to A21XRLdirect,AExclusive-OR Accumulator to cirect byte21XRLdirect,#cataExclusive-OR immediate data to uirect32CLRAClear Accumulator11RLARotate Accumulator11RLARotate Accumulator Left11RRARotate Accumulator Right11RRARotate Accumulator Right11SWAPASwap nibbles within the Accumulator11		CRL	A.#data	OR immediate data to Accumulator	2	1
CRLdirect,#dataOR immediate data to direct byte32XRLA.RnExclusive-OR register to Accumulator •11XRLA.directExclusive-OR direct byte to Accumulator •11XRLA.@RiExclusive-OR direct byte to Accumulator •21XRLA.@RiExclusive-OR indirect RAM to A11XRLA.#dataExclusive-OR immediate data to A21XRLdirect,AExclusive-OR immediate data to a21XRLdirect,#cataExclusive-OR immediate data to uirect32CLRAClear Accumulator11CPLAComplement Accumulator11RLARotate Accumulator Left11RRARotate Accumulator Right11RRARotate Accumulator Right11SWAPASwap nibbles within the Accumulator11		CRL	airect,A	OR Accumulator to direct byte	2	1
KRLA.RnExclusive-OR register to Accumulator11KRLA.directExclusive-OR direct byte to Accumulator21XRLA.@RiExclusive-OR indirect RAM to A11XRLA.@RiExclusive-OR indirect RAM to A11XRLA.@RiExclusive-OR immediate data to A21XRLdirect,AExclusive-OR Accumulator to cirect byte21XRLdirect,#cataExclusive-OR immediate data to direct32CLRAClear Accumulator11CPLAComplement Accumulator11RLARotate Accumulator Left11RRARotate Accumulator Right11RRCARotate A Right through Carry flag11SWAPASwap nibbles within the Accumulator11		CRL	direct,#data	OR immediate data to direct byte	3	2
XRLA.directExclusive-OR direct byte to Accumulator21XRLA.@RiExclusive-OR indirect RAM to A11XRLA.#dataExclusive-OR immediate data to A21XRLdirect,AExclusive-OR Accumulator to cirect byte21XRLdirect,#cataExclusive-OR immediate data to direct32CLRAClear Accumulator11RLAClear Accumulator11RLARotate Accumulator11RLARotate Accumulator Left11RRARotate Accumulator Right through the Carry flag11ERCARotate A Right through Carry flag11SWAPASwap nibbles within the Accumulator11		KRL	A.Rn	Exclusive-OR register to Accumulator	1	1
XRLA:@RiExclusive-OR indirect RAM to A11KRLA.#dataExclusive-OR immediate data to A21XRLdirect.AExclusive-OR Accumulator to cirect byte21XRLdirect.#cataExclusive-OR immediate data to direct32CLRAClear Accumulator11RLAClear Accumulator11RLARotate Accumulator11RLARotate Accumulator Left11RRARotate Accumulator Right11RRARotate A Rotate Accumulator Right11SWAPASwap orbbles within the Accumulator11		KRL	A.direct	Exclusive-OR direct byte to Accumulator	2	1
XALA.#dataExclusive-OR immediate data to A21XRLdirect,AExclusive-OR Accumulator to cirect byte21XBLdirect,#cataExclusive-OR immediate data to direct32CLRAClear Accumulator11CPLAComplement Accumulator11RLARotate Accumulator Left11RLARotate Accumulator Left11RRARotate Accumulator Right11RRARotate Accumulator Right11RRARotate Accumulator Right11SWAPASwap nibbles within the Accumulator11		XRL	A.@Ri	Exclusive-OR indirect RAM to A	1	1
XRLdirect.AExclusive-OR Accumulator to cirect byte21XRLdirect.#cataExclusive-OR immediate data to direct32CLRAClear Accumulator11CPLAComplement Accumulator11RLARotate Accumulator Left11RLCARotate Accumulator Right11RRARotate Accumulator Right11RRARotate Accumulator Right11StVAPASwap nibbles within the Accumulator11		KAL	A,#data	Exclusive-OR immediate data to A	2	1
XRLdirect,#cataExclusive-OR immediate data to direct32CLRAClear Accumulator11CPLAComplement Accumulator11RLARotate Accumulator Left11RLCARotate Accumulator Right11RRARotate Accumulator Right11SWAPASwap nibbles within the Accumulator11		XBL	direct.A	Exclusive-OR Accumulator to cirect byte	2	1
CLRAClear Accumulator11CPLAComplement Accumulator11RLARotate Accumulator Left11RLCARotate A Left through the Carry flag11RRARotate Accumulator Right11BRCARotate A Right through Carry flag11SWAPASwap nibbles within the Accumulator11		XBL	direct.#cata	Exclusive-OR immediate data to direct	3	2
CPL       A       Complement Accumulator       1       1         RL       A       Rotate Accumulator Left       1       1         RLC       A       Rotate Accumulator Left       1       1         RR       A       Rotate Accumulator Right       1       1         RR       A       Rotate Accumulator Right       1       1         ERC       A       Rotate A Right through Carry flag       1       1         SWAP       A       Swap nibbles within the Accumulator       1       1		CLR	A	Clear Accumulator	1	1
RL       A       Rotate Accumulator Left       1       1         RLC       A       Rotate A Left through the Carry flag       1       1         RR       A       Rotate Accumulator Right       1       1         ERC       A       Rotate A Right through Carry flag       1       1         SWAP       A       Swap nibbles within the Accumulator       1       1		CPI	A	Complement Accumulator	1	1
RLC       A       Rotate A Left through the Carry flag       1       1         RR       A       Rotate A ccumulator Right       1       1         RR       A       Rotate A ccumulator Right       1       1         ERC       A       Rotate A Right through Carry flag       1       1         SWAP       A       Swap nibbles within the Accumulator       1       1		RI	A	Rotate Accumulator Left	1	1
RR     A     Rotate Accumulator Right     1     1       RC     A     Rotate A Right through Carry flag     1     1       SWAP     A     Swap nibbles within the Accumulator     1     1		BIC	A	Rotate A Left through the Carry flag	1	1
BRC     A     Rotate A Right through Carry flag     1     1       SWAP     A     Swap nibbles within the Accumulator     1     1		BB	A	Botate Accumulator Richt	1	1
SWAP A Swap nibbles within the Accumulator 1 1		380	A	Rotate A Right through Carry flag	1	1
		SWAP	A	Swap nibbles within the Accumulator	1	1



80C51-L/80C31	I-L
---------------	-----

Table 1. (Cont.)

DATA TRANSFER							
Mnemonic           MOV           MOVX           MOVX           MOVX           PUSH           POP           XCH           XCH           XCHD           BOOLEAN VAF	A.Rn A.direct A.@Ri A.#data Rn,A Rn,direct Rn,#data direct,A direct,Rn direct,@Ri direct,@Ri direct,@Ri direct,#data @Ri,A @Ri,direct @Ri,#data DPTR#data DPTR#data DPTR#data DPTR#data DPTR A@A-PC A.@Ri A.@DPTR direct A.@Ri A.GRi A.@Ri A.@Ri	<b>Description</b> Move register to Accumulator Move indirect BAM to Accumulator Move indirect RAM to Accumulator Move inmediate data to Accumulator Move direct byte to register Move direct byte to register Move immediate data to register Move accumulator to direct byte Move register to direct byte Move officet byte to direct byte Move inmediate data to direct byte Move inmediate data to direct byte Move immediate data to direct byte Move immediate data to direct byte Move direct byte to indirect RAM Move direct byte to indirect RAM Move direct byte to indirect RAM Move immediate data to indirect RAM Move code byte relative to DPTR to A Move Code byte relative to DPTR to A Move External RAM (8-bit addr) to A Move External RAM (8-bit addr) to A Move A to External RAM (8-bit addr) Move A to External RAM (8-bit addr) Push direct byte form stack Exchange register with Accumulator Exchange indirect RAM with A Exchange low-order nibble ind RAM with A	•	Byte 1 2 1 2 2 2 2 2 2 2 2 3 2 3 1 1 1 1 2 2 2 3 2 3 1 2 2 3 2 3 1 2 2 3 2 3 2 3 1 2 2 3 2 3 1 2 2 3 2 3 1 2 2 3 2 3 1 1 2 2 3 2 3 1 1 1 2 2 3 2 3 1 1 1 1 1 2 2 3 2 3 1 1 1 1 1 1 1 1 1 1 1 1 1	Cyc 1 1 1 1 2 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2		
Mnemonic CLR CLR SETB SETB CPL CPL ANL ANL ORL ORL MOV MOV	C bit C bit C bit C,bit C,bit C,bit C,bit C,bit C/bit C/bit C/bit bit,C	Description Clear Carry flag Clear direct bit Set Carry flag Set direct Bit Complement Carry flag Complement direct bit AND direct bit to Carry flag AND complement of direct bit to Carry OR direct bit to Carry flag OR complement of direct bit to Carry Move direct bit to Carry flag Move Carry flag to direct bit		Byte 1 2 1 2 2 2 2 2 2 2 2 2 2 2 2 2	Cyc 1 1 1 1 1 2 2 2 2 1 2		
PROGRAM AN Mnemonic ACALL LCALL RET RETI AJMP LJMP JMP JMP JZ JZ JZ JNZ JC JNC	addr 11 addr 16 addr 16 addr 16 rel @A+DPTR rel rel rel rel rel	Description         Absolute Subroutine Call         Long Subroutine Call         Return from subroutine         Return from interrupt         Absolute Jump         Long Jump (relative addr)         Jump indirect relative to the DPTR         Jump if Accumulator is Zero         Jump if Carry flag is set         Jump if No Carry flag		Byte 2 3 1 2 3 2 1 2 2 2 2	<b>Cyc</b> 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		

MHS

80C51-L/80C31-L

ï

		Table 1. (Cont.)		5
PROGRAM A	ND MACHINE C	DNTROL (cont.)		
Mnemonic JB JNB JBC CJNE CJNE CJNE CJNE DJNZ DJNZ NOP	bit.rel bit.rel Adirect.rel A.#data.rel Rn.#data.rel @Ri.#data.rel Rn.rel direct.rel	Description Jump if direct Bit set Jump if direct Bit Not set Jump if direct Bit is set & Clear bit Compare direct to A & Jump if Not Equal Comp. immed. to A & Jump if Not Equal Comp. immed. to reg & Jump if Not Equal Comp. immed. to ind. & Jump if Not Equal Decrement register & Jump if Not Zero Decrement direct & Jump if Not Zero No operation	<b>Byte</b> 3 3 3 3 3 3 3 2 3 1	<b>Crc</b> 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2

Notes on d	ata addressing modes:
Rn Sirect ≩Ri ≢data ∓data 16 Sit	<ul> <li>Working register R0-R7</li> <li>128 internal RAM locations, any I/O port, control or status register</li> <li>Indirect internal RAM location addressed by register R0 or R1</li> <li>8-bit constant included in instruction</li> <li>16-bit constant included as bytes 2 &amp; 3 of instruction</li> <li>128 software flags, any I/O pin, control or status bit</li> </ul>
Notes on p	rogram addressing modes:
addr 16	<ul> <li>Destination address for LCALL&amp;LUMP may be anywhere within the 64-k program memory address space</li> </ul>
400r 11	<ul> <li>Destination address for ACALL &amp; AJMP will be within the same 2-k page of program memory as the first pyte of the following instruction</li> </ul>
-61	<ul> <li>SJMP and all conditional jumps include an 8-bit offset byte. Range is +127-128 bytes relative to first byte of the following instruction.</li> </ul>
All mnemon	nics copyrighted * Intel Corporation 1979

.



### \_\_ 80C51-L/80C31-L\_

ĩ

Table 2. Instruction Opcodes In Hexadecimal Order

.

Hex Code	Number of Bytes	Mnemonic	Operands		Hex Code	Number of Bytes	Mnemonic	Operands
00	1	NOP	· · · · · · · · · · · · · · · · · · ·	1 1	33	1	RLC	A
01	2	AJMP	rbos ecco		34	2	ADDC	A.#pata
02	3	LJMP	code addr		35	2	ADDC	A gate aggr
03	1	RR	A		36	1	ADDC	A GRO
04	1	INC	A		37	1	ADDC	A @R1
05	2	INC	data addr		38	1	ADDC	A RO
06	1	INC	@R0		39	1	ADDC	A.R1
07	1	INC	@R1	1	3A	1	ADDC	A.R2
06	î	INC	RD		3B	1	DCCA	4.73
09	1	INC	R1	1 1	3C	1	ADDC	A.R4
A0	1	INC	R2		3D	1	ADDC	A.R5
OB	1	INC	R3		3E	1	ADDC	A.R6
00	1	INC	R4		3F	1	ADDC	A.R7
0D	1	INC	R5		40	2	JC	code addr
OE	1	INC	R6		41	2	AJMP	code addr
OF	1	INC	R7		42	2	ORL	A.tbbs stab
10	3	JBC	bit addr.code addr		43	3	ORL	stab#.tobs areo
11	2	ACALL	code addr		44	2	ORL	A.#data
12	3	LCALL	code addr		45	2	ORL	A.ozta addr
13	1	RRC	A	1	46	1	ORL	A,@RO
14	1	DEC	A		47	1	ORL	A,@R1
15	2	DEC	data addr		48	1	ORL	A.RO
16	1	DEC	@R0		49	1	ORL	A.R1
17	1	DEC	@R1		4A	1	ORL	A.R2
18	1	DEC	RO		4B	1	ORL	A.R3
19	1	DEC	R1		4C	1	ORL	A.R4
1A	1	DEC	R2		4D	1	ORL	A.R5
1B	1	DEC	R3		4E	1	ORL	A.R6
10	1	DEC	<u>R</u> -		4F	1	JFC	A.RT
1D	1	DEC	Rő	1	50	2	JNC	000£ 2001
15	1	DEC	RE	1	51	2	ACALL	cobe addr
1F	1	DEC	87		52	2	ANL	data addr.A
20	3	JB	bit addr.code addr		53	3	ANL	data adcr.#data *
21	2	AJMP	code addr		54	2	ANL	A.#cata
22	1	RET			55	2	ANL ·	A.data addr
23	1	RL	A		56	1	ANL	A.@RO
24	2	ADD	A,data		57	1	ANL	A.@R1
25	2	ADD	A.data addr		58	1	ANL	A.RO
26	1	ADD	A @RO		59	1	ANL	A.R1
27	1	ADD	A.@R1		5A	1	ANL	A.F.2
28	1	ADD	A.RO		5B	1	ANL	A.R3
29	1	ADD	A.R1		5C	1	ANL	A.RZ
2A	1	ADD	A.R2		5D	1	ANL	A.P.5
2B	1	ADD	A.R3		5E	1	ANL	A.Rô
2C	1	ADD	A.R4		5F	1	ANL	A,R7
2D	1	ADD	A.R5		60	2	JZ	code addr
2E	1	ADD	A,R6		61	2	AJMP	cooe add:
2F	1	ADD	A,R7		62	2	XRL	data addr A
30	3	JNB	bit addr,code addr		63	3	XRL	data addr.#data
31	2	ACALL	code add:		64	2	XRL `	A,#data
32	1	RETI			65	2	XRL	A.data addr


			Tab	le 2. (Co	ont.)			
Hex Code	Number of Bytes	Mnemonic	Operands	] [	Hex	Number of Bytes	Mnemonic	Operands wif ]
Code 66 67 69 66 66 66 66 66 66 66 66 66 66 66 66	of Bytes 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 2 2 2 2	XRL XRL XRL XRL XRL XRL XRL XRL XRL XRL	A, $@$ R0 A, $@$ R1 A,R0 A,R1 A,R0 A,R1 A,R2 A,R3 A,R4 A,R5 A,R4 A,R5 A,R6 A,R7 Code addr C, bit addr C, bit addr C, bit addr @A-DPTR A,#data data addr,#data @R0,#data @R0,#data @R0,#data @R1,#data R2,#data R3,#data R1,#data R2,#data R3,#data R4,#data R5,#data R4,#data R5,#data R4,#data R5,#data R4,#data R5,#data R4,#data R5,#data R4,#data R4,#data R4,#data R4,#data R4,#data R4,#data R4,#data R4,#data R4,#data R4,#data R4,#data R4,#data R5,#data R4,#data R4,#data R5,#data R4,#data R4,#data R5,#data R4,#data R4,#data R5,#data R4,#data R5,#data R4,#data R4,#data R4,#data R5,#data R4,#data R4,#data R4,#data R4,#data R5,#data R4,#data R5,#data R4,#		Code         99           99         99           99         99           99         99           99         99           99         99           99         99           90         99           90         99           90         99           90         99           90         99           90         90           90	of Bytes           1           1           1           1           1           1           1           1           1           1           1           1           2           2           2           2           2           2           2           2           2           2           2           2           2           2           2           2           2           2           1           3           3           3           3           3           3           3           3           3           3           3           1           1           1           1           1           1           1           1           1           1           1<	Mnemonic SUBB SUBB SUBB SUBB SUBB SUBB SUBB SUB	AR1 AR2 AR3 AR4 AR5 AR6 AR7 Cbit addr code addr Cbit addr Code addr Cbit addr Cbit addr Cbit addr DPTR AB @R0.data acdr R1.data addr R1.data addr R3.data addr R3.data addr R3.data addr R4.data addr R5.data addr R5.data addr R6.data addr R1.#data.code addr @R0.#data.code addr R0.#data.code addr R1.#data.code addr R3.#data.code addr R3.#data.code addr R4.#data.code addr R4.#data.code addr R5.#data.code addr R5.#data.code addr R5.#data.code addr R5.#data.code addr R6.#data.code addr R6.#data.code addr R7.#data.code addr R6.#data.code addr R6.#data.code addr R7.#data.code addr R6.#data.code addr R7.#data.code addr R6.#data.code addr R6.#data.code addr R7.#data.code addr R6.#data.code addr R7.#data.code addr R6.#data.code addr R6.#data.code addr R7.#data.code addr R6.#data.code addr R6.#data.code addr R6.#data.code addr R7.#data.code addr R6.#data.code addr R6.#
98	1	SUBB	A.RO		CB	1	XCH	A,R3

80C51-L/80C31-L

í

Table 2 (Cont )

121



80C51-L/80C31-L	
-----------------	--

Tabk	e 2. I	(Con	t.)
------	--------	------	-----

Hex Code	Number of Bytes	Mnemonic	Operands
CC	1	XCH	AR4
CD	1	XCH	A,R5
	1	XCH	A,RD
	1	XCH	A,K/
	2	PUP	oala aoor
	2	SETD	bit addr
	2	SEID	Dit addr
D3	1	DA	^
D5	2		data addroodo addr
DG	1	YCHD	
07	1	XCHD	A @R1
08	2	DINZ	R0 code addr
D9	2	DINZ	R1 code addr
DA	2	DJNZ	R2.code addr
DB	2	DJNZ	R3.code addr
DC	2	DJNZ	R4.code addr
DD	2	DJNZ	R5.code addr
DE	2	DJNZ	R6,code addr
DF	2	DJNZ	R7.code addr
E0	1	MOVX	A,@DPTR
E1	2	AJMP	code addr
E2	1	MOVX	A,@R0
E3	1	MOVX	A,@R1
E4	1	CLR	Α
E5	2	MOV	A.data addr

Hex Code	Number of Bytes	Mnemonic	Operands	
E6	1	MOV	A,@R0	
E7	1	MOV	A,@R1	
E8	1	MOV	A,R0	
E9	1	MOV	A,R1	
EA	1	MOV	A,R2	
EB	1	MOV	A,R3	
EC	1	MOV	A,R4	
ED	1	MOV	A.R5	
EE	1	VCM	A.R6	
EF	1	MOV	A.R7	
FO	1	MOVX	OPTRA .	
F1	2	ACALL	code addr	
F2	1	MOVX	@R0,A	
F3	1	MOVX	@R1,A	
F4	1	CPL	A	
F5	2	MOV	data addr,A	
F6	1	MOV	@R0,A	
F7	1	MOV	@R1,A	
F8	1	MOV	RO,A	
F9	1	MOV	R1,A	
FA	1	MOV	R2,A	
FB	1	MOV	R3.A	
FC	1	MOV	R4,A	
FD	1	MOV	R5,A	
FE	1	MOV	R6.A	
FF	1	MOV	R7,A	

1.5







## ประวัติสู้เขียน

นายอำนวย สุดสาคร เกิดวันที่ 26 มีนาคม 2506 ที่จังหวัดชลบูรี สำเร็จการ ศึกษาปริญญาวิศวกรรมศาสตรบัณฑิต สาขาเทคโนโลยี ไฟพ้าอุตสาหกรรม ปีการศึกษา 2531 จากสถาบันเทคโนโยีพระจอมเกล้า พระนครเหนือ เข้าศึกษาต่อที่ภาควิชานิวเคลียร์เทคโนโลยี คณะวิศวกรรมศาสตร์ จูพีาลงกรณ์มหาวิทยาลีย ในปี พ.ศ.2532

ประวัติการทำงาน

สถาบันบริการคอมพิวเตอร์ จุฬาลงกรณ์มหาวิทยาลัย ระหว่างปี พ.ศ.2526 ถึงปี พ.ศ.2530

องค์การโทรศัพท์แห่งประเทศไทย ตำแหน่งวิศวกร 5 ระหว่างปี พ.ศ.2530 ถึงปัจจุบัน