



เอกสารอ้างอิง

ภาษาไทย

- กฤษฎา เรเยส. ต้นแบบเครื่องสังเคราะห์เสียงพูดด้วยวิธีเข้ารหัสแบบลิเนียร์พรีดิคทีฟ.
วิทยานิพนธ์ปริญญาโทมหาบัณฑิต จุฬาลงกรณ์มหาวิทยาลัย, 2530.
- กาญจนา นาคสกุล, ดร. ระบบเสียงภาษาไทย. คณะอักษรศาสตร์ จุฬาลงกรณ์มหาวิทยาลัย.
กรุงเทพมหานคร : โรงพิมพ์จุฬาลงกรณ์มหาวิทยาลัย, ก.ค. 2524.
- ชัยยง ภักดีกิจเจริญ. CU-TSB 32010. Senior Project คณะวิศวกรรมคอมพิวเตอร์
จุฬาลงกรณ์มหาวิทยาลัย, ปีการศึกษา 2531.
- ประยูทธ กุยสาคร. ภาษาไทยเชิงภาษาศาสตร์. กรุงเทพมหานคร : โรงพิมพ์การศาสนา, 2527.
- สุพงษ์ เกษะนันท์. การพัฒนาวงจรเข้ารหัสดิจิทัลจากสัญญาณเสียง. วิทยานิพนธ์ปริญญา
มหาบัณฑิต จุฬาลงกรณ์มหาวิทยาลัย, 2525.

ภาษาอังกฤษ

- Abramson, A.S. Thai tones as a reference system. Haskins Laboratories: Status Report on Speech Research SR-44 (1975) : 127-136.
- Atal, B.S., and Hanauer, S.L. Speech analysis and synthesis by linear prediction of the speech wave. The Journal of the Acoustical Society of America (April 1971) : 637-655.
- Bernstein, J., Ingber, Ed, Pearlman, J., and Toal, T. Flexible text-to-speech conversion on a single board. IEEE (1982) : 4-9.
- Bursky, D. Speech I/O New algorithms, chips bestow human qualities on synthesized speech. Technology Report of Electronic Design (May 1985) : 113-129.
- Carlson, A.B. Communication Systems (2nd edition). Kogakusha: McGraw-Hill, 1975.
- Chatchavalit Saravari, and Satoshi Imai. A demisyllable approach to speech synthesis of Thai-A tone language. J.Acoust.Soc.Jpn.(E) 4, 2 (1983) : 97-106.
- Dubnowski, J.J., Schafer, R.W., and Rabiner, L.R. Real-time Digital hardware pitch detector. IEEE Trans. ASSP, vol. ASSP-24, No.1 (Feb 1976) : 2-8.

- Gold, B., and Rader, C.M. The channel vocoder. IEEE Trans. Audio and Electroacoustics. vol. AU-15, No. 4 (Dec 1967) : 148-160.
- Holmes, J. The JSRU channel vocoder. IEE Proc., part F 127 (1980) : 53-60.
- Itakura, F., and Saito, S. Digital filtering techniques for speech analysis and synthesis. 7th Int. Cong. Acoust., Budapest, 25C1 (1971).
- Jury, E.I. Theory and Application of the Z-Transform Method. New York: John Wiley, 1964.
- Kazuo Inoue, Kenji Wakabayashi, Yoshinobo Yoshikawa, Shigeaki Masuzawa, Kenji Sano, and Seiji Kimura. A single CMOS Speech synthesis chip and new synthesis techniques. IEEE Trans. ASSP, vol. ASSP-31, No.1 (Feb 1983) : 335-338.
- Markel, J.D., and Gray, A.H. Jr. Linear Prediction of Speech. New York: Springer-Verlag Berlin Heidelberg, 1976.
- O'Shaughnessy, D. Speech Communication Human and Machine. New York : Addison-Wesley publishing company, 1987.
- Parsons, T.W. Voice and Speech Processing. New York : McGraw-Hill Book Company, 1986.
- Rabiner, L.R., Gold, B. Theory and Application of Digital Signal Processing. New Jersey : Prentice-Hall, Inc., Englewood Cliffs, 1975.
- Rabiner, L.R., Schafer, R.W. Digital Processing of Speech Signal. New Jersey : Prentice-Hall, Inc., 1978.
- Sambur, M.R., and Jayant, N.S. LPC Analysis/Synthesis from speech inputs containing quantizing noise or additive white noise. IEEE Trans. ASSP, vol. ASSP-24, No.6 (Dec 1976) : 488-494.
- Schafer, R.W., and Rabiner, L.R. Parametric representations of speech. Speech synthesis (1973) : 99-147.
- Schalk, T.B., Dr., Frantz, G.A., and Woodson, L. Technology overview : voice synthesis and recognition. MINI-MICRO SYSTEMS (Dec 1982) : 146-160.

- Sherwood, B.A. APPLICATIONS COMPUTER : The computer speaks. IEEE spectrum (August 1979) : 18-25.
- Sondhi, M.M. New methods of pitch extraction. IEEE Trans., vol. AU-16, No.2 (June 1968) : 262-266.
- Sudaporn Luksaneeyanawin. A Thai text to speech system. Computer Processing of ASIAN Languages (CPAL) : Proceedings of the Workshop an Asian Institute of Technology, Sep 1989.
- Veltri, S.J. How to make your computer talk. New York : McGraw-Hill, 1985.
- Wakita, H. Linear prediction of speech and its application to speech processing. D. Reidel Publishing Company, 1982.
- Witten, I.H. Principles Computer Speech. London : Academic Press Inc. (LONDON) ltd., 1982.


ศูนย์วิทยทรัพยากร
จุฬาลงกรณ์มหาวิทยาลัย




ศูนย์วิทยทรัพยากร
จุฬาลงกรณ์มหาวิทยาลัย

ภาคผนวก ก


วงจรของ TSB บอร์ดและส่วนของหน่วยความจำเพิ่มเติม



วงจรส่วนติดต่อกับหน่วยความจำเพิ่มเติม



วงจรส่วยหน่วยความจำเพิ่มเติมขนาด 56 K



ภาคผนวก ข

รายละเอียดของไมโครโปรเซสเซอร์ความเร็วสูง TMS32010


PROGRAMMABLE PRODUCTS

TMS32010 DIGITAL SIGNAL PROCESSOR

MAY 1983

- 200-ns Instruction Cycle
- 288-Byte On-Chip Data RAM
- Microprocessor Version — TMS32010
- Microcomputer Version — TMS320M10 (3K-Byte On-Chip Program ROM)
- External Memory Expansion to A Total of 8K Bytes at Full Speed
- 16-Bit Instruction/Data Word
- 32-Bit ALU/Accumulator
- 16 x 16-Bit Multiply in 200 ns
- 0 to 15-Bit Barrel Shifter
- Eight Input and Eight Output Channels
- 16-bit Bidirectional Data Bus with 40-Megabits-per-Second Transfer Rate
- Interrupt with Full Context Save
- Signed Two's Complement Fixed-Point Arithmetic
- NMOS Technology
- Single 5-V Supply

TMS32010 . . . JDL PACKAGE (TOP VIEW)



description

The TMS32010 is the first member of the new TMS320 digital signal processing family, designed to support a wide range of high-speed or numeric-intensive applications. This 16/32-bit single-chip microcomputer combines the flexibility of a high-speed controller with the numerical capability of an array processor, thereby offering an inexpensive alternative to multichip bit-slice processors. The TMS320 family contains the first MOS microcomputers capable of executing five million instructions per second. This high throughput is the result of the comprehensive, efficient, and easily programmed instruction set and of the highly pipelined architecture. Special instructions have been incorporated to speed the execution of digital signal processing (DSP) algorithms.

The TMS320 family's unique versatility and power give the design engineer a new approach to a variety of complicated applications. In addition, these microcomputers are capable of providing the multiple functions often required for a single application. For example, the TMS320 family can enable an industrial robot to synthesize and recognize speech, sense objects with radar or optical intelligence, and perform mechanical operations through digital servo loop computations.

PIN NOMENCLATURE

SIGNATURE	I/O	DEFINITION
A11-A0/ PA2-PA0	OUT	External address bus. I/O port address multiplexed-over PA2-PA0.
BI0	IN	External polling input for bit test and jump operations.
CLKOUT	OUT	System clock output. 1/4 crystal/CLKIN frequency.
D15-D0	I/O	16-bit data bus.
DEN	OUT	Data enable indicates the processor accepting input data on D15-D0.
INT	IN	Interrupt.
MC/MP	IN	Memory mode select pin. High selects microcomputer mode. Low selects microprocessor mode.
MEN	OUT	Memory enable indicates that D15-D0 will accept external memory instruction.
RS	IN	Reset used to initialize the device.
VCC	IN	Power.
VSS	IN	Ground.
WE	OUT	Write enable indicates valid data on D15-D0.
X1	IN	Crystal input.
X2/CLKIN	IN	Crystal input or external clock input.

ADVANCE INFORMATION

This document contains information on a new product. Specifications are subject to change without notice.


Copyright © 1983 by Texas Instruments Incorporated

TEXAS INSTRUMENTS

POST OFFICE BOX 225012 • DALLAS TEXAS 75285

TMS32010
DIGITAL SIGNAL PROCESSOR

functional block diagram



TMS32010 DIGITAL SIGNAL PROCESSOR

architecture

The TMS320 family utilizes a modified Harvard architecture for speed and flexibility. In a strict Harvard architecture, program and data memory lie in two separate spaces, permitting a full overlap of the instruction fetch and execution. The TMS320 family's modification of the Harvard architecture allows transfers between program and data spaces, thereby increasing the flexibility of the device. This modification permits coefficients stored in program memory to be read into the RAM, eliminating the need for a separate coefficient ROM. It also makes available immediate instructions and subroutines based on computed values.

The TMS32010 utilizes hardware to implement functions that other processors typically perform in software. For example, this device contains a hardware multiplier to perform a multiplication in a single 200-ns cycle. There is also a hardware barrel shifter for shifting data on its way into the ALU. Finally, extra hardware has been included so that auxiliary registers, which provide indirect data RAM addresses, can be configured in an autoincrement/decrement mode for single-cycle manipulation of data tables. This hardware-intensive approach gives the design engineer the type of power previously unavailable on a single chip.

32-bit ALU/accumulator

The TMS32010 contains a 32-bit ALU and accumulator that support double-precision arithmetic. The ALU operates on 16-bit words taken from the data RAM or derived from immediate instructions. Besides the usual arithmetic instructions, the ALU can perform Boolean operations, providing the bit manipulation ability required of a high-speed controller.

shifters

A barrel shifter is available for left-shifting data 0 to 15 places before it is loaded into, subtracted from, or added to the accumulator. This shifter extends the high-order bit of the data word and zero-fills the low-order bits for two's complement arithmetic. A second shifter left-shifts the upper half of the accumulator 0, 1, or 4 places while it is being stored in the data RAM. Both shifters are very useful for scaling and bit extraction.

16 × 16-bit parallel multiplier

The TMS32010's multiplier performs a 16 × 16-bit, two's complement multiplication in one 200-ns instruction cycle. The 16-bit T Register temporarily stores the multiplicand; the P Register stores the 32-bit result. Multiplier values either come from the data memory or are derived immediately from the MPYK (multiply immediate) instruction word. The fast on-chip multiplier allows the TMS32010 to perform such fundamental operations as convolution, correlation, and filtering at the rate of 2.5 million samples per second.

program memory expansion

The TMS320M10 is equipped with a 1536-word ROM which is mask-programmed at the factory with a customer's program. It can also execute from an additional 2560 words of off-chip program memory at full speed. This memory expansion capability is especially useful for those situations where a customer has a number of different applications that share the same subroutines. In this case, the common subroutines can be stored on-chip while the application specific code is stored off-chip.

The TMS320M10 can operate in either of the following memory modes via the MC/ $\overline{\text{MP}}$ pin:

Microcomputer Mode (MC) – Instruction addresses 0-1535 fetched from on-chip ROM. Those with addresses 1536-4095 fetched from off-chip memory at full speed.

Microprocessor Mode ($\overline{\text{MP}}$) – Full speed execution from all 4096 off-chip instruction addresses.

The TMS32010 is identical to the TMS320M10, except that the TMS32010 operates only in the microprocessor mode. Henceforth, TMS32010 refers to both versions.

TMS32010 DIGITAL SIGNAL PROCESSOR

The ability of the TMS32010 to execute at full speed from off-chip memory provides the following important benefits:

- Easier prototyping and development work than is possible with a device that can address only on-chip ROM,
- Purchase of a standard off-the-shelf product rather than a semi-custom mask-programmed device,
- Ease of updating code,
- Execution from external RAM,
- Downloading of code from another microprocessor, and
- Use of off-chip RAM to expand data storage capability.

input/output

The TMS32010's 16-bit parallel data bus can be utilized to perform I/O functions at burst rates of 40 million bits per second. Available for interfacing to peripheral devices are 128 input and 128 output bits consisting of eight 16-bit multiplexed input ports and eight 16-bit multiplexed output ports. In addition, a polling input for bit test and jump operations (\overline{BIO}) and an interrupt pin (\overline{INT}) have been incorporated for multi-tasking.

interrupts and subroutines

The TMS32010 contains a four-level hardware stack for saving the contents of the program counter during interrupts and subroutine calls. Instructions are available for saving the TMS32010's complete context. The instructions, PUSH stack from accumulator, and POP stack to accumulator permit a level of nesting restricted only by the amount of available RAM. The interrupts used in the TMS32010 are maskable.

instruction set


The TMS32010's comprehensive instruction set supports both numeric-intensive operations, such as signal processing, and general purpose operations, such as high-speed control. The instruction set, explained in Tables 1 and 2, consists primarily of single-cycle single-word instructions, permitting execution rates of up to five million instructions per seconds. Only infrequently used branch and I/O instructions are multicycle.

The TMS32010 also contains a number of instructions that shift data a part of an arithmetic operation. These all execute in a single cycle and are very useful for scaling data in parallel with other operations.

Three main addressing modes are available with the TMS32010 instruction set: direct, indirect, and immediate addressing.

direct addressing

In direct addressing, seven bits of the instruction word concatenated with the data page pointer form the data memory address. This implements a paging scheme in which the first page contains 128 words and the second page contains 16 words. In a typical application, infrequently accessed variables, such as those used for servicing an interrupt, are stored on the second page. The instruction format for direct addressing is shown below.



Bit 7 = 0 defines direct addressing mode. The opcode is contained in bits 15 through 8. Bits 6 through 0 contain data memory address.


The seven bits of the data memory address (dma) field can directly address up to 128 words (1 page) of data memory. Use of the data memory page pointer is required to address the full 144 words of data memory.

Direct addressing can be used with all instructions requiring data operands except for the immediate operand instructions.

TMS32010 DIGITAL SIGNAL PROCESSOR

indirect addressing

Indirect addressing forms the data memory address from the least significant eight bits of one of two auxiliary registers, ARO and AR1. The auxiliary register pointer (ARP) selects the current auxiliary register. The auxiliary registers can be automatically incremented or decremented in parallel with the execution of any indirect instruction to permit single-cycle manipulation of data tables. The instruction format for indirect addressing is as follows:



Bit 7 = 1 defines indirect addressing mode. The opcode is contained in bits 15 through 8. Bits 6 through 0 contain indirect addressing control bits.

Bit 3 and bit 0 control the Auxiliary Register Pointer (ARP). If bit 3 = 0, then the contents of bit 0 are loaded into the ARP. If bit 3 = 1, then the contents of the ARP remain unchanged. ARP = 0 defines the contents of ARO as a memory address. ARP = 1 defines the contents of AR1 as a memory address.

Bit 5 and bit 4 control the auxiliary registers. If bit 5 = 1, then the ARP defines which auxiliary register is to be incremented by 1. If bit 4 = 1, then the ARP defines which auxiliary register is to be decremented by 1. If bit 5 and bit 4 are zero, then neither auxiliary register is incremented or decremented. Bits 6, 2, and 1 are reserved and should always be programmed to zero.

Indirect addressing can be used with all instructions requiring data operands, except for the immediate operand instructions.

immediate addressing

The TMS32010 instruction set contains special "immediate" instructions. These instructions derive data from part of the instruction word rather than from the data RAM. Some very useful immediate instructions are multiply immediate (MPYK), load accumulator immediate (LACK), and load auxiliary register immediate (LARK).

TABLE 1 — INSTRUCTION SYMBOLS

SYMBOL	MEANING
ACC	Accumulator
D	Data memory address field
I	Addressing mode bit
K	Immediate operand field
PA	3-bit port address field
R	1-bit operand field specifying auxiliary register
S	4-bit left-shift code
X	3-bit accumulator left-shift field

A



ประวัติผู้เขียน

นายอาทร นันทิกุล เกิดเมื่อวันที่ 15 มีนาคม พ.ศ. 2507 ที่อำเภอเมือง จังหวัดนครปฐม สำเร็จการศึกษาระดับปริญญาตรีวิศวกรรมศาสตรบัณฑิต สาขาวิศวกรรมไฟฟ้า จากภาควิชาวิศวกรรมไฟฟ้า คณะวิศวกรรมศาสตร์ มหาวิทยาลัยเชียงใหม่ ในปีการศึกษา 2527 และเข้าศึกษาต่อในหลักสูตรวิทยาศาสตรมหาบัณฑิต สาขาวิทยาศาสตร์คอมพิวเตอร์ ที่ จุฬาลงกรณ์มหาวิทยาลัย เมื่อ พ.ศ. 2528 ปัจจุบันทำงานในตำแหน่งนักวิเคราะห์ระบบ ประจำแผนก Economic Control EDP. บริษัท การบินไทย จำกัด (ฝ่ายช่าง, ดอนเมือง)

ศูนย์วิทยุทรัพยากร
จุฬาลงกรณ์มหาวิทยาลัย