CHAPTER 3

THE SOLID-STATE INVERSE TIME-LAG RELAY WITH DEFINITE MINIMUM TIME LAG

3.1 The System Block Diagram

The block diagram of the solid-state inverse time-lag relay with definite minimum time lag is shown in Fig. 3.1-1. Block 1 is composed of a current transformer, a voltage or potential transformer, a fullwave bridge rectifier and a d.c. filter. An a.c. input current is converted into a fullwave rectified voltage and a d.c. voltage, proportional to the input current.

$$V_{de} = K_{dc}(I_{ac}/I_{p}) \qquad (3.1-1)$$

$$V_{ac} = K_{ac}(I_{ac}/I_{p}) \qquad (3.1-2)$$

where Vde = the d.c. output voltage

Vac = the a.c. fullwave rectified peak voltage

Kdc = a proportionality constant

K = a proportionality constant

I = the a.c. input current

I = the pick-up current (the current at which the relay starts operating)

Block 2 consists of an amplifier and an integrator. The amplifier amplifies V_{dc} into the form of a d.c. current which is integrated by the integrator. The integrator produces the sweep voltage V_s, propertional to the time, whose sweep speed varies directly as the magnitude




Fig. 3.1-1 System Block Diagram of Solid-State Inverse Time-Lag
Relay with Definite-Minimum Time Lag

of the d.c. current Idc. The integrator will normally not operate unless a starting signal V from block 5 is received.

$$I_{de} = K_2 \cdot V_{de}$$
 (3.1-3)

$$V_{a} = K_{i} \cdot I_{de} \cdot t \qquad (3.1-4)$$

where Ide = the amplified d.c. current

V = the sweep voltage of the integrator

K2 = an amplifier proportionality constant

Ki = an integrator proportionality constant

t = time

Substitute Eq. (3.1-1) into Eq. (3.1-3),

$$I_{de} = K_{de} \cdot K_2 \cdot (I_{ec}/I_p)$$
 (3.1-5)

and substitute Eq.(3.1-5) into Eq.(3.1-4)

$$V_s = K_1 \cdot K_{dc} \cdot K_2 \cdot (I_{ac}/I_p) \cdot t$$
 (3.1-6)

Block 3 is a voltage comparator which produces a trip signal V_o when the sweep voltage V_s equals the reference voltage V_r . Therefore the trip signal V_o is delayed by a certain time which depends on the magnitude of the input current I_{ac} , after I_{ac} has exceeded I_p .

Let V = the reference voltage

T = the delay time of the trip signal, after I ac having exceeded I p

Substitute $V_S = V_T$ and to T into Eq.(3.1-6) and rearrange, the result is

$$T = V_r/(K_1 \cdot K_{de} \cdot K_2 \cdot (I_{ae}/I_p))$$
 (3.1-7)

Equation (3.1-7) is the operating characteristic of the designed relay. It is seen that the operating time T varies inversely proportional to the input current I_{ac} . The pick-up current can be varied by adjusting the variable resistor R_p in block 1. A set of the operating characteristics are obtained by varying the reference voltage V_r . K_1 can be varied by the value of the capacitor of the integrator. K_{dc} and K_2 are fixed by the values of the circuit components.

Block 4 is a comparator, with a hysteresis characteristic, which receives the fullwave rectified voltage V from block 1 to determine whether I ac exceeds Ip. If I ac is larger than I it generates a pulse train voltage V c1, to indicate an overcurrent condition, which is fed into block 5, the amplifier, the two outputs of which are V and Va. These two output voltages are used to start the integrator and to allow the trip signal through the or-gate respectively. Block 6 is also a comparator similar to block 4 , it receives the d.c. voltage Vdc from block 1 to determine if the a.c. input current I ac is larger than the instantaneous pick-up current I this block is the definite minimum time-lag or instantaneous unit), if so its output trip signal is amplified by block 7, the amplifier, Ve2 the output of which initiates the or-gate to produce the final output trip signal. The purpose of using the or-gate is to share the same output amplifier between the delay trip signal V and the instantaneous trip signal V ... The output of the or-gate passes through the and-gate to block 8, the output amplifier, only when the overcurrent signal V from block 5

is present. The advantage of using the and-gate is to eliminate the covertravel of the integrator.

3.2 The Designed Circuit

The photograph of the designed solid-state relay is shown in Fig.3.2-1. The designed circuit is shown in Fig.3.2-2. The circuit components are as follows:-

CT. ratio	= 1 : 13
PT. ratio	= 1 : 128
Rp. variable resistor	= 2.5 k
D1. D2 to D12	= 15121 diede
R ₂ , potentiometer	= 20 k
R ₁	= 12 k
C	= 15 mf
T1.T7.T13.T14.T15.T17.T1	8*
T22*T23 and T24	= 2N697 NPN transistor
^T 16	= 0071 PNP transistor
The rest transistors	= 28302 PNP transistor
Re1	= 33 k
R3	= 4.7 k
Re2	= 28 k
C ₁	= 200 mg
Re3	= 1.5 k
R _{3a}	= 2.7 k
R36	= 39 k
D _{s1}	= Zener diode 15 volts






Fig.3.2-1 The Solid-State Inverse Time-Lag Relay with Definite Minimum Time Lag.

9.00	
Re5	= 5.6 k
Re5	= 5.6 k
R ₄ , potentiometer	= 5 k
R ₅	= 5.6 k
R ₆	= 1 k
R _{7a}	= 12 k
R _{7b}	= 2.2 k
R _{7e}	= 33 k
Re8	= 15 k
R _{9n}	= 12 k
R _{9b}	= 12 k
R90	= 100 k
R _{10a}	= 12 k
R _{10b}	= 100 k
Re9	= 8.2 k
R _{11a}	= 5.6 k
R _{11b}	= 56 k
Re11	= 3.9 k
R _{12a}	= 2.7 k
R _{12b}	= 39 k
Re12	= 0.39 k
R, relay coil resistance	= 1 k

Remark : k = kilo-ohm, mf = micro-farad

R ₇	= 0.1 k
R _{e14}	= 15 k
Re15	= 12 k
R ₈	= 0.39 k
R ₉	= 39 k
R ₁₀	= 6.8 k
R ₁₁	= 1 k
Rg	= 33 k
Re16	= 10 k
Re17	= 33 k
R _{18a}	= 10 k
R _{18b}	= 68 k
R _{c18}	= 1.8 k
R _{19a}	= 1.5 k
R _{19b}	= 18 k
Re19	= 10 k
R _{20a}	= 8.2 k
R _{20b}	= 82 k
Re20	= 4.7 k
R _{21a}	= 5.6 k
R _{21b}	= 56 k
R _{e21}	= 3.9 k
^C 21	= 50 mf
R _{e23}	= 15 k

R _{c24}	= 12 k
R ₁₂	= 0.56 k
R ₁₃ , potentiometer	= 5 k
R ₁₄	= 2.7 k
R ₁₅	= 6.8 k
R ₁₆	= 1 k
R _{25a}	= 18 k
R _{25b}	= 82 k
Re26	= 15 k
R _{27a}	= 12 k
R _{27b}	= 100 k
Re27	= 15 k

The operation of the circuit is explained in section 3.4.

3.3 The Design and Test of Each Block

This section is devided into 7 parts, as follows:-

- 1. the input circuit (block 1)
- 2. the integrator circuit (block 2)
- 3. the comparator-1 circuit (block 3)
- 4. the comparator-2 circuit (block 4)
- 5. the comparator-3 and amplifier-2 circuit (block 6 and 7)
- 6. the amplifier-1 circuit (block 5)
- 7. the output amplifier and and-or gate circuit (block 8)

3.3.1 The Input Circuit (block 1)

Function :

To produce a fullwave rectified voltage V_{ac} and a d.c. voltage V_{dc} , proportional to the input current I_{ac} .

Circuit and circuit operation :

The input circuities shown in Fig.3.3.1-1. The current transformer and voltage transfermer produce an a.c. voltage across R_p , proportional to the input current I_{ac} . (One transformer can be used if it is specially designed.) D_1 , D_2 , D_3 and D_4 form a bridge rectifier which rectifies the a.c. voltage across R_p to be the fullwave rectified voltage across R_1 . R_2 and C form a d.c. filter which is separated from R_1 by D_5 so that the voltage across R_4 is still a fullwave voltage. The waveforms of V_{ac} and V_{dc} are shown in Fig.3.3.1-2.

Circuit components :

the current transformer : the turn ratio 1: 13; 2.5 volt-amp;

max. secondary current 5 amp

the voltage transformer : the turn ratio 1:128; 5 watts;

max. secondary current 5 amp

R, variable resistor : 2.5 k; 3 watts

R₂, potentiometer : 20 k; 3 watts

R4 : 12 k; 0.5 watts

c : 10 mf and 5 mf; 50 volts

D₁ to D₅ : 1S121 diodes; 150 volt peak reverse voltage; 200 ma max. average forward

current




Fig.3.1.1-1 INPUTCIRCUIT (BLOCK 1)




Fig. 3.3.4-2 THE WAVEFORMS OF Vac AND Vac

Design :

In order to obtain a linear relation between the input current and the output voltage, the current transformer should not saturate.

The saturation depends on the secondary load of the current transformer.

Max. secondary voltage of CT = 2.5/5 = 0.5 volts

Choose R_p = 2.5 k

This value of R_p will not saturate the current transformer for the variations of I_{ac} from 1 to 20 amp (1 amp is the pick-up current and 20 amp is 20 times of pick-up current).

For Iac = 20 amp,

the secondary voltage of CT =(20/13)*(2.5*10³/128²)

= 0.235 volts

This voltage is less than 0.5 volts, therefore the current transformer does not saturate, and still some voltage is left for the resistance of the voltage transformer which is not considered.

For 1 amp input current, the output voltage across Rp, without the bridge rectifier load, is

(1/(13°128))°2.5°10³ = 1.5 r.m.s. volts = 2.22 peak volts

This voltage is large enough to overcome the toe voltage of the bridge rectifier diedes, which is about 1.2 volts.

Remark: * denotes multiplication.

The toe voltage of the silicon diode is approximately 0.6 volts.

Millman, Jacob and Taub, Herbert. 1965. Pulse, Digital and Switching

Waveforms. New York: McGraw-Hill Book Co.Inc. Chapter 60 Sec.6.1 P 181.

 R_{1} is chosen so that it does not bypass too much current from $R_{\mathbf{p}}^{\bullet}$

Let R4 = 12 k

R₂ is chosen much larger than R_p so that a small capacitor can be used to filter out the d.c. voltage.

Choose R, = 20 k

Let wR2C = 100

1 Ripple factor = 0.01

w = 2°3.1416f = 2°3.1416°50 = 314.16 rad/sec

therefore,

C = 100/(314.16°20°10³) = 15.9 mf

The capacitors of 10 mf and 5 mf are used.

Experiment :

To determine the relation of the current I and the output voltage V ac and V dc.

Equipments :

- 2 Simpson voltmeters with 1 adapter
- 1 Oscilloscope
- 1 Variac-4.5 kva
- 1 Variac-1 kva

¹ Ryder, J.D. Engineering Electronics. New York : McGraw-Hill Book Co. Inc. Chapter 10 section 4 Page 339.

Procedure :

The experiment circuit is shown in Fig.3.3.1-3. The two variacs are used to adjust the desired input current which is measured by the simpson voltmeter with adapter. The corresponding output voltages Vac and Vdc are measured by the oscilloscope and the simpson voltmeter respectively. The readings are tabulated in table 3.3.1-1.

Result :

The graph of V_{dc} against I_{ac} is shown in graph sheet 3.3.1-1. The voltage V_{dc} varies linearly with the input current I_{ac} but the graph does not pass through the origin. This is due to the toe voltage of the ddodes. The offset current is about 1 amp. The obtained result does not satisfy Eq.(3.1-1), but a compensation for the offset will be performed to satisfy Eq.(3.1-5) in Sec.3.3.2. V_{ac} needs only one reading for I_{ac} of 1 amp. It is used to design the comparator-2. The ripple of V_{dc} is very small and can not be measured. It can be seen by using the oscilloscope with enlarged scale but the waveform is not stable.

3.3.2 The Integrator Circuit (block 2)

Function :

To produce the sweep voltage $V_{\rm g}$ whose sweep speed is proportional to the input current $I_{\rm dc}$.





Fig. 3.3.1-3 THE EXPERIMENT CIRCUIT

Table 3.3.1-1

Iac r.m.s. amp	V _{dc} velts	Vac peak volts
1	0.1	0.5
1.5	0.4	
2	0.84	
2.5	1.39	
3	1.97	
4	3.1	
5	4.2	
6	5.2	11 12 11 11
7	6.3	
8	7.4	
9	8.7	0 2 00
110	9.8	
11	10.7	
12	11.8	
13	12.8	
14	13.8	
15	. 14.9	30
16	16.0	
17	17.1	
18	18.1	
19	19.0	
20	20.5	





Circuit and circuit operation :

The integrator circuit is shown in Fig. 3.3.2-1. T, acts as an emitter follower amplifier which converts the input voltage Vdc into the d.c. current Idc. Re1 and Re2 are biasing resistors. R3 is the load resistor of T1. T2 is used as a constant current source to charge the capacitor C, linearly. D, blocks the capacitor C4 from discharging through the collector of T2 but through D7. The zener diode Dz1 serves as a constant voltage source. Tz is included in the circuit as a switch to start or stop integration. Normally when an overcurrent does not occur (I ac is less than I), Vdc is zero and Vst is -10 volts or higher. Thus there is a small biasing current flowing into T2 emitter and T3 is saturated. In this situation D is shorted to ground and therefore no T2 collector current can flow to charge the capacitor Ci, then the voltage V stays at zero. When an overcurrent occurs V st falls to zero and consequently cuts T3 off. Now Vdc; which is larger than before, causes a certain larger current to flow into T2 emitter and become To collector current with the aid of D , the constant voltage, The To collector current will charge the capacitor C, linearly until the voltage across it equals the Dz1 voltage. The time function of the sweep voltage V is given by Eq. (3.3.2-1).

 $V_8' = -15 + a.I_{de} \cdot t/C_1$ (3.3.2-1)¹

Millman, Jacob and Taub, Herbert. 1965. Pulse, Digital and Switching Waveforms. New York: McGraw-Hill Book Co. Inc. Chapter 14 Sec.7 Page 531.




Fig. 3.3.2-1 THE INTEGRATOR CIRCUIT (BLOCK2) .

where V = the sweep voltage

-15 = the D₂₁ reference voltage in volts

Ido = T2 emitter current

a = the common base current gain of T2

Ci = the integrating capacitor

t = time

The charging equivalent circuit is shown in Fig.3.3.2-2 and the waveform of V_g^2 is shown in Fig.3.3.2-3 ($I_{de}=0.24$ ma, $C_{i}=0.047$ mf).

If T₃ is turned on after C₁ having been completely charged the voltage across C₁ will discharge through D₇ and T₃. V's is immediately clamped to the forward voltage drop of D₇ but the collector voltage V_{c3} can not change instantaneously because of the present voltage across C₁. The discharging time depends on the time constant R_{c3}.C₁ and the base saturation current of T₃. The discharging equivalent circuit is shown in Fig.3.3.2-4. The variation of the T₃ collector voltage with time is given by Eq.(3.3.2-2).


$$V_{03} = -15+ (b.I_{b3}.R_{c3}-15). \{1- Exp. (\frac{t}{R_{c3}.C_1})\}$$
 (3.3.2-2)

where Vo3= the T3 collector woltage


b = the common emitter current gain of T3

 I_{b3} the I_{3} base saturation current

¹ Ibid. Chapter 8 Section 12 Page 294.



F1g.3.3.8-2 CHARGING EQUIVALENT CIRCUIT



F15.3.3.2-4 DISCHARGING EQUIVALENT CIRCUIT




Fig. 3. 3.2-6 DISCHARGING WAVEFORM




Fig.3.3.2-3 Charging waveform of V_s^{1} .




Fig. 3.3.2-55 Discharging waveform of Vc3.

The waveform of V_{e3} is shown in Fig.3.3.2-5 ($C_1 = 0.047$ mf, $I_{b3} = 3.8$ ma). It is seen that V_{e3} changes from -15 volts to 0.3 volts (T_3 collector to emitter saturation voltage) linearly because of the imaginary aiming voltage (b. I_{b3} . R_{e3} - 30) is very large (please see Fig.3.3.2-6). The discharging process for C_1 having been incompletely charged is the same as the previous discussion. The difference is only that the initial voltage of discharging is less than -15 volts.

Circuit components :

: 2N697 NPN (see the characteristics in Sec.3.3.7.1)

To and To : 28302 PNP (see the characteristics in Sec.3.3.7.1)

D₆ and D₇ : 15121 diode (see the characteristics in Sec.3.3.1)

D : Zener diede; 15 volts ± 5%; 250 mw

C₄ : two 100 mf capacitors; 25 volts

R_{e1} : 33 k; 0.5 watts

R3 : 4.7 k; 0.5 watts

Re2 : 27 k and 1 k; 0.5 watts each

R_{e3} : 1.5 k; 2 watte

R_{3a} : 2.7 k; 0.5 watts

R_{3b} : 39 k; 0.5 watts

Design :

Let the maximum power dissipation of Dz1 is 150 watts.

 $I_z = 150/15 = 10 \text{ ma (see Fig.3.3.2-7a)}$ Therefore,

 $R_{e3} = (30 - 15)/10 = 1.5 k$

 R_3 is chosen so that max. I_{dc} does not exceed the minimum zener diode current I_z . This is because when I_{dc} flows into T_2 emitter and T_3 turns off, T_2 collector current I_{c2} is almost equal to I_{dc} . This collector current decreases the zener dipde current (see Fig.3.3.2-7b).

Let consider the worst situation that I_z is minimum. $I_z = (30 - \overline{15})/\overline{1.5} = (30 \cdot 0.9 - 15 \cdot 1.05)/(1.5 \cdot 1.1) = 6.8 \text{ ma}$ (please see Fig. 3.3.2-7a)

Therefore the maximum of I_{c2} is 6.8 ma which makes I_z equal zero (see Fig.3.3.2-7b). If at least 1 ma is allowed to much to flow through the zener diode so that it will not operate in the region of the knee of its characteristic. Therefore the maximum of I_{c2} is only 5.8 ma which is approximately equal to the maximum of I_{dc} . Since the maximum V_{dc} is 20.5 volts (from Sec.3.3.1), then

 $R_3 = 20.5/5.8 = 3.54 \text{ k}$

Chosse R3 = 4.7 k (to make sure that Ide does not exceed 5.8 ma)

 R_{e1} is the biasing resistor of T_1 and chosen so that about 1 ma flows through T_1 when V_{dc} is zero.

Let R_{e1} = 33 k

¹ The bar under the symbol or number denotes the minimum value of that quantity. The bar over the symbol or number denotes the maximum value of that quantity.




Fig. 3.3.2-7 (a) circuit for choosing Rcs




Fig. 3.3.2-7 (b) circuit for choosing R3



To choose the value of R_{e2} an experiment is performed to find the transfer characteristic between I_{ac} and I_{dc} (see experiment-1 of this section). The result is shown in graph sheet 3.3.2-1. The curve (a) is the transfer characteristic without R_{e2} in the circuit. The offset on the I_{ac} axis is 2.1 amp. The line (b) is drawn parallel to the line (a) and passes through the origin. On the line (b) I_{ac} equal to 1 amp corresponds to I_{dc} of 0.25 ma. Let bias I_{2} to operate at the emitter current of 0.25 ma. When I_{dc} is zero, I_{1} and I_{2} emitter voltages are -0.6 and 0.6 volts respectively. The current flowing from I_{2} emitter to I_{3} emitter through I_{3} is

(0.6 + 0.6)/4.7 = 0.26 ma.

The required current flowing into T2 emitter is 0.25 ma.

Therefore the current flowing through $R_{e2} = 0.26+0.25 = 0.51$ ma $R_{e2} = (15 - 0.6)/0.51 = 28.2$ k

Use two resistors of 27 k and 1 k.

To select the values of R_{3a} and R_{3b} the procedures are followed as in the output amplifier design(in Sec.3.3.7.2).

The two inequalities are

$$R_{3a} = 1.15/(26/R_{3b} - 0.1)$$
 (3.3.2-3)

$$R_{3a} \ge 9.2/(33.8/R_{3b} + 2.04)$$
 (3.3.2-4)

The calculated data of the above inequalities are in table 3.3.2-1 and in table 3.3.2-2 respectively.

¹ Millman, Jacob and Taub, Herbert. 1965. <u>Pulse</u>, <u>Digital and Switching Waveforms</u>. New York: McGraw-Hill Book Co. Inc. Chapter 6 Sec.18 Table 6-1 Page 219.

From graph sheet 3.3.2-21

R_{3a} = 2.7 k ± 5%

 $R_{3b} = 39 \text{ k} \pm 5\%$

 C_1 is chosen corresponding to the desired maximum delay time. Let the maximum delay time is 12 seconds which occurs when the current $I_{\rm dc}$ is minimum which is 0.25 ma. Substitute t= 12 seconds, $V_{\rm s}=0$ and a = 0.93 in Eq.(3.3.2-1), therefore

 $C_1 = 0.93^{\circ}0.25^{\circ}10^{-3} \cdot 12/15 = 186 \text{ mf}$ Choose C_1 to be 200 mf.

Experiment-1:

To determine the transfer characteristics between I_{ac} and I_{dc} with and without R_{e2} in the circuit.

Equipments :

- 1 Current source; Relay Tester Model SR-51; Multiamp Devision Cranford N.J.
- 1 Sinpson d.c. ammeter
- 1 Oscilloscope

Procedure :

The experiment circuit is shown in Fig. 3.3.2-8. The input

The rectangular area in graph sheet 3.3.2-2 denotes the possible resistance variation of the resistors.

circuit (block 1) is used to supply the d.c. voltage V_{dc} to the integrator amplifier, with the aid of the current source equipment. The d.c. current I_{dc} flowing into T₂ emitter is read from the simpson ammeter. The comparator-1 (block 4) is used to indicate that I_{ac} of 1 amp corresponds to the designed pick-up current (see comparator-2 in Sec.3.3.4). R_p of the input circuit (block 1) is adjusted in such a way that I_{ac} of 1 amp causes the comparator-1 to generate a pulse train voltage at its output terminal, which is observed by the oscilloscope. Table 3.3.2-3 is the set of readings of I_{ac} and I_{dc}, without R_{e2} in the circuit. Table 3.3.2-4 tabulates the readings of I_{ac} and I_{dc}, with R_{e2} in the circuit.

Result :

Graph sheet 3.3.2-1 shows the relation between I_{dc} and I_{ac}, which are curve (a) before compensation and curve (c) after compensation. It is seen that the extension of curve (c) passes through the origin an therefore Eq.(3.1-5) is satisfied. This will be clear in the next experiment.

Experiment-2:

To determine the constant K de . K of Eq. (3.1-5).

Equipments :

The same as those in the experiment-1.




Fig. 3.3.2-8 EXPERIMENT-I CIRCUIT

Procedure :

The experiment circuit is the same as that in the experiment-1.

R_p is adjusted for 1 amp pick-up current which is indicated by the pulse train output of the comparator-2 (block4). Readings of I_{dc} are recorded, as tabulated in table 3.3.2-5, for I_{ac} of 1 to 20 amp. The pick-up current setting of 3 amp is also performed and readings of I_{dc} are recorded for I_{ac} of 3 to 60 amp, as tabulated in table 3.3.2-6.

Result :

The curves of I_{dc} and I_{ac} in terms of multiple of pick-up current setting are shown in graph sheet 3.3.2-3 and graph sheet 3.3.2-4 for 1 amp and 3 amp pick-up current respectively.

From graph sheet 3.3.2-3 and 3.3.2-4,

 $K_{de} \cdot K_2 = 4.4/20 = 0.22$ ma/multiple of setting (1 amp setting)

 $K_{de} \cdot K_2 = 4.3/20 = 0.215$ ma/multiple of setting (3 amp setting)

The average value is

Kdc.K2 = 0.218 ma/multiple of setting


Therefore I_{dc} = 0.218 (I_{ac}/I_p)

Experiment-3:

To determine the constant K_i of Eq.(3.1-4).

Equipments :

2 Varible d.c. power supplies, Va and Vb



F15.3.3.2-9 EXPERIMENT-3 CIRCUIT AND ASSOCIATED WAVEFORMS

1 Simpson d.c. ammeter

1 Set of the pen recorder

Procedure :

The experiment circuit is shown in Fig. 3.3.2-9. The integration of C₁ is started by reducing the voltage source V_b from - 10 volts to 0. The desired value of I_{dc} is set by V_g. The sweep voltage V'_s is compared to the reference voltage V'_r of 0 volt. Starting integration causes the output voltage V_o of the comparator-1 (block 3) to change from - 30 volts to -0.1 volts (the saturation voltage of T₈). The sweep voltage V'_s will sweep linearly until it equals the reference voltage V'_r minus 0.6 volts, then the voltage V_o of the comparator-1 returns to - 30 volts again (see comparator-1 circuit and circuit operation and also experiment-1 in Sec. 3.3.3). Because of the variations of the reference voltage of the zener diode D_{z1}, the sweep voltage V'_s starts from - 14.6 volts in stead of - 15 volts, therefore Eq. (3.3.2-1) is rewritten as:

$$V_s' = -14.6 + a.I_{dc}.t/C_i$$
 (3.3.2-5)
When V_s' equals $V_r' - 0.6$ volts t equals T, then
 $V_r' - 0.6 = V_s' = -14.6 + a.I_{dc}.T/C_i$
or $V_r' + 14 = V_s' + 14.6 = a.I_{dc}.T/C_i$ (3.3.2-6)

As compared to Eq.(3.1-4), the effective sweep voltage V_s equals V_s + 14.6 and K_i equal a/C_i. The effective reference voltage V_r is

therefore equal to V_r + 14. The delay time T corresponding to each I_{de} is tabulated in table 3.3.2-7.

Result :

The delay time or time lag T and the current Ide are plotted on the log-log paper as shown in graph sheet 3.3.2-5. The curve is a straight line with the slope of -1.015 and at Ide of 1 ma on the abcissa T ordinate is 3.1 seconds. Therefore the equation of this curve is

T.I_{dc} = 3.1 sec-ma (approximate that the slope is 1)

From Eq.(3.1-5) and Eq.(3.1-7) and also $V_{\mathbf{r}} = V_{\mathbf{r}} + 14 = 14$ volts, $K_{\mathbf{i}} = a/c_{\mathbf{i}} = 14/3.1 = 4.52$ volt/sec-ma

This can be checked with the calculated value. $a/c_{\mathbf{i}} = 0.93/(200 \cdot 10^6)$ farad⁻¹ = volt/sec-amp $= 0.93 \cdot 10^{-3}/(200 \cdot 10^{-6})$ volt/sec-ma = 4.65 volt/sec-ma

It is noted that the experiment value of K_i or a/C_i is slightly less than the calculated value because of some variations from the nominal values of a and C_i and also the presence of some finite input resistance of the comparator-1. However the conclusion is that

$$V_s = 4.52^{\circ}I_{de}^{\circ}t$$
 (3.3.2-7)
 $V_n = V_n^{\circ} + 14$ (3.3.2-8)

Table 3.3.2-1 Calculated data of inequality (3.3.2-3)

R _{3b} kg	R _{3a} k,
10	0.46
20	0.96
30	1.49
40	2.09
50	2.74
60	3.49

Table 3.3.2-2 Calculated data of inequality (3.3.2-4)

R _{3b} k,	Raa ke
10	1.71
20	2.49
30	2.94
40	3.23
50	3.43
60	3.58

Table 3.3.2-3

Iac	amp/			2	Ide	ma/
, 0		100 2 32	T		0	
1			1		0	
2			-,		0.0	05
2.5		+	1		0.	
3					0.	24-
3.5		×	-		0.	35
4	2000		-		0.	49
4.5	7 10 %		- -	٠.	0.	61
5	1 2 1		-		0.	76

Table 3.3.2-4

Iac amp	I _{de} ma
0	0,22
1	0.24
1.5	0,32
2	0.39
2.5	0.49
3	0.6
3.5	0.72
4	0.84
4.5	0.92
5	1.05

Table 3.3.2-5 Ip= 1 amp/ pick-up current


Iac amp.	Iac/Ip multiple of pick-up co	urrent Idc ma.
0	0	0,22
1	1	0.24
2	2	0.39
4	4	0.84
6	6	1.3
8	8	1.7
10	10	2.2
12	12	2.6
14	14	3.1
16	16	3.5
18	18	4.0
20	20	4.4


Table 3.3.2-6 Ip= 3 amp, pick-up current.

Iac amp,	Iac/Ip multiple of pick-up current	Ide mar
0	0	0.22
3	1	0.24
6	. 2	0.39
12	4	0.84
18	6	. 1.3
24	8	1.7
30 .	10	2.2
36	12	2.5
42	14	3
48	16	3.4
54	18	3.9
60	20	4.3


Manuel 3, 3.2-7


Idc mas	T seconds.	
0.24	13.15	
0.5	6.50	
1.0	3.10	
1.5	2.04	
2.0	1.51	
2.5	1.22	
3.0	0.99	
3.5	0.85	
4.0	0.74	
4.5	0.65	
5.0	0.59	






KEUPTEL P ESSER CO.





T Delay Time Sec.



3.3.3 The Comparator-1 Circuit (block 3) Function:



To compare the sweep voltage V_s to the reference voltage V_r and also to produce an output pulse whose pulse width T equals the sweep time of V_s from -14.6 volts to V_r -0.6 volts (see Fig.3.3.3-2).

Circuit and circuit operation :

The comparator-1 circuit is shown in Fig. 3.3.3-1. (Note that the reference voltage V is derived from -15 volt constant voltage which is derived from zener diodes, so that V is not disturbed by the variation of -30 wolt power supply). T and T form a back-to-back transistor comparator. T4 increases the input impedance of the comparator. To and To are amplifiers to produce an appropriate signal to the next circuit. Normally T_4 and T_5 are off because V_s is zero and V_s stays at some negative level according to the desired dial setting (see experiment-2). To and To are also off because there is no base current flowing into T7 and T8 bases. Then V is at -30 volts. When the integrator starts operating V changes immediately from O to -14.6 volts. Therefore T4 and T5 turn on, this makes T7 and T8 turn on with the result that V falls to the saturation voltage of Tg. Since V does not stay permanently at -14.6 volts but sweeps in a positive-going manner to 0 volt. When V reaches the voltage level of V - 0.6 volts the circuit returns to the initial state, i.e., V returns to -30 volts again. The waveforms of V and V are shown in Fig. 3.3.3-2.





Fig. 3.3.3-1 COMPARATOR-ICICUIT (BLOCK 3)



F1g.3.3.3-2 CIRCUIT OPERATION




Fig. 3.3.363 EQUIVALENT CIRCUIT TO DETERMINE R5




Fig. 3.3.3-4 EQUIVALENT CIRCUIT TO CHECK ILS

či...

Circuit component :

T4. T5.T6 and T8

: 28302 PNP (see the characteristics in

Sec.3.3.7.1)

T7

: 2N697 NPN (see the characteristics in

Sec.3.3.7.1)

R_{e5}

: 5.6 k; 0.5 watts

Re5

: 5.6 k; 0.5 watts

R4, potentiometer

: 5 k; 3 watts

R₅

: 5.6 k; 0.5 watts

R₆

: 1 k ; 0.5 watts

R7a

: 12 k; 0.5 watts

R_{7b}

: 2.2 k; 0.5 watts

R7c

: 33 k; 0.5 watts

Re8

: 15 k; 0.5 watts

Design :

Let choose $R_{e5} = 5.6 \text{ k} \pm 5\%$

R_{c5} = 5.6 k ± 5%

R6 = 1 k ± 5%

R₄ = 5 k (potentiometer)

To determine R_5 the equivalent circuit is drawn for the condition that T_5 is on and T_6 is off, as shown in Fig.3.3.3-3.

 $\underline{I}_{c5} = \underline{15/5.6} = 15*095/(5.6*1.05) = 2.42 ma$

Let the required base current Ib7 = 1 ma

$$\overline{I}_1 = 0.8/(1^{\circ}0.95) = 0.842$$
 me

 $\overline{I}_2 = \overline{I}_1 + I_{b7} = 0.842 + 0.1 = 0.942$ ma

 $\overline{I}_3 = \underline{I}_{c5} - \underline{I}_2 = 2.42 - 0.942 = 1.48$ ma

 $\overline{V}_{ba} = \underline{I}_3 \cdot \underline{R}_{c5} - 0.8 = 1.48 \cdot 5.6 \cdot 0.95 - 0.8$
 $= 7.86 - 0.8 = 7.06$ volts

In order that I_{b7} be equal to or greater than 0.1 ma R_5 is chosen for the condition that

$$R_5 = 7.06/0.942 = 7.5 \text{ k}$$
Choose $R_5 = 5.6 \text{ k} \pm 5\%$

To choose R_{7a} , let consider that when T_7 and T_8 are on R_{7a} can be regarded as the load of T_7 collector. In order that T_7 is saturated R_{7a} must be chosen in such a way that

$$R_{7a} \stackrel{?}{=} (30/(b_7 \cdot I_{b7}) = 30^{\circ}1 \cdot 1/(32^{\circ}0 \cdot 1) = 10 \cdot 31 \text{ k}$$
where $b_7 = 32 = \text{the common emitter current gain of } T_7$
Choose $R_{7a} = 12 \text{ k} \stackrel{?}{=} 5\%$

Let the minimum cut-off voltage be 1 volt and choose R_{7c} to be 33.k.

Therefore
$$30^{\circ} R_{7b}/(R_{7b} + 33) \stackrel{?}{=} 1$$

 $30^{\circ} 0.9^{\circ} R_{7b} \stackrel{?}{=} R_{7b} + 33^{\circ} 1.05$
i.e. $R_{7b} \stackrel{?}{=} 34.6/26 = 1.33 \text{ k}$
Choose $R_{7b} = 2.2 \text{ k} \stackrel{?}{=} 5 \%$

Let check the saturated condition of Ta:

$$\overline{I}_{e8} = 33/\underline{R}_{e8} = 33/(15^{\circ}0.95) = 2.32$$
 ma

$$I_{b8} = \bar{I}_{e8}/\underline{b}_8 = 2.32/12 = 0.194 \text{ ma}$$

The equivalent circuit when T₇ and T₈ are on is shown in Fig. 3.3.3-4.

$$I_{e7} = (27-0.8)/(12*1.05) = 2.08$$
 ma

By the superposition theorem,

$$\underline{I}_{8}$$
 = 2.08-0.8/(2.2*0.95)-33/(33*0.95)-0.8/(33*0.95)
= 2.08 - 0.38 - 1.05 - 0.025 = 0.63 ma

Therefore Tg is well saturated.

Experiment-1:

To check the operation of the circuit.

Equipments:

3 Simpson voltmetrs

1 D.C. power supply

Procedure :

The comparator in Fig.3.3.3-1 is biased with the power supplies as indicated in the circuit. The base of T_4 is connected to the d.c. power supply.V V_g and V_r are set at 0 volt. The measured voltage of T_8 collector, V_0 is -29.2 volts. Then V_g is set at -14.6 volts and the voltage V_0 is observed to be -0.1 volts. After this, V_g is

varied slowly to 0 volt and the voltage at which V_0 just falls to -29.2 volts again is recorded. The same procedure is repeated with V_r setting of -1 to -14 volts. The readings are tabulated in table 3.3.3-1.

Result :

The graph of V_s against V_r is shown in graph sheet 3.3.3-1. It is seen that V_s makes transition from -0.1 volts to -29.2 volts when V_s equals V_r - 0.6 volts.

Experiment-2 :

To calibrate the time dial setting.

Equipments:

The same as those in the experiment-3 in Sec.3.3.2.

Procedure :

The experiment circuit is the same as in the experiment in Sec.3.3.2. From Eq.(3.3.2-8), it is seen that the maximum effective reference voltage V_r is 14 volts. If the effective reference is devided into 10 steps each step will be 1.4 volts. The number of dial setting and the corresponding reference voltage are tabulated in table 3.3.3-2. In order to check if the delay time is proportional to the number of the dial setting, the current I_{dc} is kept constant at 0.22 ma and the time lag or delay time T is measured for each dial

Table 3.3.3-1


- V volts	- V' volts	
0.56	0	
1.58	1	
2.6	2	
3.6	3	
4.6	4	
5.6	5	
6.6	6	
7.6	7	
8.6	8	
9.6	9	
10.6	10	
11.6	.11 '	
12.6	12	
13.6	13	
14.6	14	


Table 3.3.3-2

No.of Dial setting	V _r volts	-Vr volts
10	14.0	0
9	12.6	1.4
8	11.2	2.8
7	2928	4.2
6	8.4	5.6
5	7.0	7.0
4	5.6	8.4
3	4.2	9.8
2	2.8	11.2
1	1.4	12.6

Table 3.3.3-3

No. of Dial setting
10
9
8
7
6
5
4
3
2
1





setting (by adjusting the potentiometer R_{ij}), as tabulated in table 3.3.3-3.

Result :

The graph of the delay time T against the number of the dial setting is a straight line passing through the origin, as shown in Graph sheet 3.3.3-2.

3.3.4 The Comparator-2 Circuit (block 4)

Function :

To compare the amplitude of the fullwave rectified voltage Vac with the reference voltage and also to generate a pulse train output voltage when the former is larger than the latter.

Cicuit and circuit operation :

The comparator-2 circuit is shown in Fig. 3.3.4-1, T_{44} and T_{45} form a back-to-back transistor comparator. T_{43} increases the input resistance of the circuit. The diode D_{41} is used to protect T_{45} from excessively-reversed bias at the emitter-base junction when emitter voltage follows the voltage V_{ac} . The reference voltage is determined by the resistor R_8 , R_9 and R_f . R_{41} decreases the collector leakage current of T_{46} when cut off. T_{47} is an emitter follower amplifier

¹ General Electric Company. <u>Transistor Manual</u>. Semiconductor Products (Bepartment Advertising and Sales Promotion, Syracuse, New York. Chapter 3 Page 81.




Fig. 3.3.4-1 COMPARATOR-2 CIRCUIT (BLOCK 4)




Fig. 3.3.12 Waveforms of Vac and Vc1 for Iac of 1 amp.





Fig. 3.3.4-3 Waveforms of Vac and Vc1 for Iac of 5 amp.



F15.3.3.4-4 EQUIVALENT CIRCUIT TO DETERMINE RIO




Fig. 3.3.9658 EQUIVALENT CIRCUIT TO DETERMINE Ra

so that the loading effect of the next circuit is minimized. Normally when Vac is less than the critical voltage, which is determined by the reference voltage, the voltage drop across D11. the base-emitter voltage of T13, T14 and T15. T13 and T14 are off but T15 is on. A portion of T15 collector current flows through R10 to saturate T16, then Vc1 is about 15 volts. When Vac is just equal to the critical voltage, T13 and T14 begin to conduct with the result that T45 mollector current decreases and therefore less current flows through R40. This makes T46 come out of saturation and its collector voltage decreses, which in turn decreases the base voltage of T15. This results in further decreasing in magnitude of T15 collector current. The action of the circuit is regenerative, and if the loop gain is greater than one a quick transition of the circuit takes place, i.e., T15 and T16 turn off and the voltage Vc1 is almost zero (since Rg. Rg and Rc16 are much greater than Rg). If Vac is now decreased below the critical voltage the circuit will not return to the initial state since the reference voltage is decreased by the cut-off state of T16. Transition to the initial state occurs when V is decreased te another critical voltage which is less than the first one. F Fig. 3.3.4-2 and Fig. 3.3.4-3 show the waveforms of Vac and Vc1 for I of 1 and 5 amp respectively (Fig.3.3.4-2 V scale = 0.2 volts/cm, Vet scale = 20 volts/cm, time base 5 ms/cm. Fig.3.3.4-3 V scale = 2 volts/cm, V scale = 20 volts/cm, time base 5 ms/cm). The upper level of V indicates that the instantaneous value of V is less than

(*

13

the critical voltage and the lower level indicates on contrary.

Circuit components :

T13* T14* T15 and T17	: 2N697 NPN transistor
T ₁₆	: 0071 PNP translator
D ₁₁	1 15121 diode
Re14	: 15 k; 0.5 watts
Pe15	: 12 k; 0.5 watts
R ₈	: 0.39 k; 0.5 watts
R ₉	: 39 k; 0.5 watts
R ₁₀	: 6.8 k; 0.5 watts
R ₁₁	: 1 k; 0.5 watte
Rg	: 33 k; 0.5 watts
Re16	: 10 k; 0.5 watts
Re17	: 33 k; 0.5 watts
and the state of t	

Design :

From table 3.3.1-1, V_{ac} of 0.5 volts corresponds to I_{ac} of 1 amp. Let the critical voltage of the comparator be 0.4 volts in order to allow some variation of the actual voltage which should be less than 0.5 volts. When V_{ac} is 0.5 volts T_{43} and T_{14} begin to conduct and their cut-in voltages are both 0.5 volts (typical value). Hence $V_{e15} = 0.4 - 0.5 - 0.5 = -0.6$ volts where $V_{e15} = T_{45}$ emitter voltage

Since T45 is conducting there exists T45 collector current which

is approximated as

 $I_{c15} = (15^{\circ}0.95 - 0.6)/(15^{\circ}1.05) = 0.86$ ma where $I_{c15} = min$. I_{15} collector current (+ 15 and - 15 volts have a tolerance of $\pm 5\%$)

In order that T_{45} does not saturate when it is on, let choose R_{c15} to be 12 k \pm 5%. To reduce T_{46} collector leakage current when T_{46} is off, choose R_{11} to be 1 k \pm 5%.

The value of R₁₀ should be small enough to provide T₁₆ base saturation current when T₁₅ collector current is minimum. The equivalent circuit when T₁₅ is on and T₁₆ is saturated is shown in Fig.3.3.4-4.

Let T16 base saturation current Ib16 = 0.1 ma

I4 = 0.3/(1.0.95) = 0.316 ma

I, =: 0.316 + 0.1 = 0.416 ma

I = 0.86 - 0.416 = 0.444 ma

V_{bc} = 0.444*12*0.95 - 0.3 = 5.06 - 0.3 = 4.76 volts

If it is required that I_2 should larger than or equal to 0.416 ma, then R_{10} is chosen so that

R₁₀ = 4.76/0.416 = 11.4 k

Let R_{10} = 6.8 k ± 5% (also to ensure that the loop gain is greater than 1)

When T_{13} and T_{14} start conducting T_{15} is assumed to be in the active region, therefore T_{15} base-emitter voltage is about 0.6 volts. The voltage drop across D_{11} , for small current through it, is 0.3 volts (by measurement). Thus the required reference voltage is

Vref = 0.3 + 0.6 - 0.6 = 0.3 volts
where Vref = the reference voltage across R₈

The equivalent circuit to determine the values of R_8 , R_9 , R_f and R_{c16} is shown in Fig.3.3.4-5. (T_{16} collector to emitter saturation voltage is negligible; the typical value is 0.1 volts). V_{ref} is determined by R_9 . R_8 and R_f . The value of R_8 and R_9 should be not too small since they bypass the regenerative current from the base of T_{45} . R_f serves as the regenerative path of the circuit and also affects the reference voltage V_{ref} . R_f and R_{c16} combine in parallel to be the collector load of T_{46} (since V_{ref} is small as compared to 15 volts).

R₂ = 33 k ± 5% R₂ = 33 k ± 5% R_{e16} = 10 k ± 5%

To calculate the value of R_8 the nominal values of the resistors are used (see Fig. 3.3.4-5).

 $I_{e15} = (15-0.6)/15 = 0.96$ ma $I_{b15} = 0.96/40 = 0.024$ ma (current gain of $T_{15} = 40$) $R_{9}//R_{g} = 39*33/(39+33) = 17.9$ k $I_{4} = (15-0.3)/17.9 = 0.024 = 0.82 = 0.024 = 0.796$ ma

Therefore Rg = 0.3/0.976 = 0.377 k

Choose Rg = 0.39 k ± 5%

and choose Re17 = 33 k ± 5%

Experiment-1:

To check the operation of the circuit.

Equipments :

- 2 Simpson voltmeters
- 1 Variable d.c. power supply

Procedure :

The experiment circuit is the same as in Fig.3.3.4-1. After the circuit has been biased as specified in Fig.3.3.4-1, the base voltage of T_{13} is varied from 0, positively, until V_{c1} changes the voltage level from the initial level. Then the base voltage of T_{13} is decreased until V_{c1} returns to the initial level. The associated voltages are measured and recorded.

Result :

The first critical voltage = 0.43 volts

V_{c1} changes from 13.6 volts to 0.45 volts

The second critical voltage = 0.36 volts

V_{c1} changes from 0.45 volts to 13.6 volts

The action of the circuit is regenerative since V_{c1} quickly changes from one level to the other, The hysteresis of the circuit is 0.07 volts.

Experiment-2:

To calibrate the variable resistor R of the input circuit for the pick-up current of 1 to 3 amp.

Equipments :

4 Current source, Relay Tester

1 Carilloscope

Procedure :

The output voltage V_{ac} from the input circuit (block 1), is put into the base of T₁₃. The oscilloscope is used to observe the voltage waveform of V_{c1}. The current source is set for I_{ac} of 1 amp, then R_p is increased from its minimum value until the pulse train voltage of V_{c1}, as in Fig.3.3.4-2, appears on the oscilloscope. The position of the knob of R_p is marked for 1 amp pick-up current. The same procedure is repeated for the pick-up current of 1.5, 2, 2.5 and 3 amp respectively.

Regult :

The pick-up current can be varied continuously from 1 to 3 amp.

The scale is not linear but is inversely proportional to the pick-up current.

3.3.5 The Comparator-3 and Amplifier-2 Circuit (Block 6 and 7) Function:

To compare the d.c. voltage V' to the reference voltage and also to produce an instantaneous trip signal when the former is larger than the latter.

Circuit and Circuit operation :

The circuit is shown in Fig. 3.3.5-1. The comparator is almost the same as comparator-2. The difference is that there is no regenerative feed back and that the critical voltage of the comparator can be adjusted by the potentiometer R₁₃. Normally when V^{*}_{dc} is less than the critical voltage T₂₄ and T₂₅ are on with the result that T₂₆ is off and T₂₇ is on. (T₂₆ and T₂₇ are the amplifiers). Therefore T₂₇ collector voltage V_{c2} is about 0 volt. When V^{*}_{dc} is greater than the critical voltage T₂₄ and T₂₅ are off with the result that T₂₆ is on and T₂₇ is off. Then V_{c2} is about -30 volts.

Circuit Components :

(i)

T22° T23 and T24 : 2N697 NPN Transister
T25° T26 and T27 : 28302 PNP Transister

D₁₂ : 18121 Diode

R_{e23} : 15 k;0.5 watts

R_{e24} : 12 k;0.5 watts

R₁₂ : 0.56 k;0.5 watts

R₁₃ potentiometer : 5 k;3 watts

R₄₆ : 2.7 k;0.5 watts

R₁₅ : 6.8 k;0.5 watts




Fig. 3.3.5-1 COMPARATOR-3 CIRCUIT AND AMPLIFIER-2 CIRCUIT (BLOCK 6 AND BLOCK 7)

3.3.5




Fig. 3.3.562 EQUIVALENT CIRCUIT WHEN T25 IS OFF AND T26 IS ON.





Fig. 3.3.563 EQUIVALENT CIRCUIT WHEN T25 IS ON AND T26 IS OFF



F18.3.3.5-4 CIRCUIT TO DETERMINE RIZ AND RIA.

R_{25a} : 18 k; 0.5 watts
R_{25b} : 82 k; 0.5 watts
R_{25b} : 15 k; 0.5 watts
R_{27a} : 12 k; 0.5 watts
R_{27b} : 100 k; 0.5 watts
R_{27b} : 15 k; 0.5 watts

Design:

Re23, Re24, R15 and R16 are selected to be 15,12,6.8 and 1 k respectively (similar to the comparator-2 circuit).

 R_{25a} and R_{25b} are chosen in such a way that when T_{25} is off T_{26} should be saturated and also that when T_{25} is saturated T_{26} should be off. The equivalent circuit when T_{25} is off and T_{26} is saturated is shown in Fig.3.3.5-2. The min. T_{26} base saturation current is

 $I_{b26} = \frac{(30 + V_{bs26})/R_{25b} - I_{ebo}}{I_{cbo}}$ where $V_{bs26} = base$ to emitter saturation of $T_{26} = -0.8$ volts $I_{cbo} = max. T_{25}$ collector leakage current

= 0.1 ma

(Remark: Please see transistor characteristics in Sec. 3.3.7.1)

The required base saturation current of Toh

= 33/(R_{c26}*b₂₆)

= 33/(15*0.95*12)

= 0.193 ma

where R_{c26} = min. T₂₆ load

= 1.5°0.95 k

(The value of R_{c26} is obtained from the end of this design section.)

b₂₆ = min. T₂₆ common emitter current gain = 12

It is required that base saturation current is equal to or greater than 0.193 ma.

Hence $(27 - 0.8)/R_{25b} - 0.1 \stackrel{>}{=} 0.193$ or $R_{25b} \stackrel{=}{=} 89.5 \text{ k}$ (3.3.5-1)

The equivalent circuit when T₂₅ is saturated and T₂₆ is off is in Fig.3.3.5-3 (collector to emitter saturation voltage of T₂₅ may be considered to include in 15 volts which is 15*0.9 volts for this equivalent circuit).

 T_{26} base to emitter cut-off voltage is $V_{bo26} = (15^{*}R_{25b} - 30^{*}R_{25a} - \overline{I}_{cbo}^{*}R_{25a}^{*}R_{25b})/(R_{25a} + R_{25b})$ where $\overline{I}_{cbo} = \text{max}$. T_{26} collector leakage current = 0.1 ma $\underline{15} = 15^{*}0.9 = 13.5$ volts

If it is required that the min. base emitter cut-off voltage is equal to or greater than 1 volts, then

$$(13.5^{\circ}R_{25b}^{-} 33^{\circ}R_{25a}^{-} 0.1^{\circ}R_{25a}^{\circ}R_{25b}^{-})/(R_{25a}^{-} + R_{25b}^{-}) \stackrel{?}{=} 1$$
or $R_{25a} \stackrel{\checkmark}{=} 12.5/(34/R_{25b}^{-} + 0.1)$ (3.3.5-2)

Since T_{25} base saturation current is 0.1 mm (the same in the comparator-2 circuit). $R_{25a} + R_{25b}$ must satisfy the condition below. $R_{25a} + R_{25b} = (15+30)/(0.1*b_{25}) = 49.5/(0.1*12) = 41.2$ (3.3.5-3)

The three inequalities are plotted in graph sheet 3.3.5-1 (the calculated data of Ineq.(3.3.5-2) is tabulated in tabe 3.3.5-1).

Vacis O T₂₄ should be on but the output resistance of block is not large enough to obtain this condition, for a small forward bias voltage of T₂₄. Let this forward bias voltage be 1 volt to make T₂₄ cut-off. The other condition is that if the forward bias voltage of T₂₄ which can be varied by the potentiometer R₁₃, is maximum T₂₄ should not saturate. Let this max. voltage is 10 volts (1 and 10 volts are determined by the experiment). The equivalent circuit to determine R₁₂, R₁₃ and R₁₄ is shown in Fig. 3.3.5-4 (base current of T₂₄ is negligible).

$$5/R_{14} = 1/R_{12} = 9/R_{13}$$

Since R43 is selected to be 5 k

therefore $R_{44} = 25/9 = 2.78 \text{ k}$

R₁₂ = 5/9 = 0.556 k

Choose R₄₄ = 2.7 k ± 5%

(1)

R42 = 0.56 k ± 5%

Choose R_{c27}= 15 k ± 5% (see the output amplifier section)

Since R_{e27} is larger than R_{e9}, the collector load of T₉, which is 8.2 k. R_{27at R_{27b} and R_{e26} are chosen the same value as R_{10a}, R_{10b} and R_{e27} and it is sure that the saturated and cut-off conditions of T₂₇ are obtained.}

Therefore $R_{27a} = 12 \text{ k } \stackrel{!}{.} 5\%$ $R_{27b} = 100 \text{ k } \stackrel{!}{.} 5\%$ $R_{e26} = 15 \text{ k } \stackrel{!}{.} 5\%$

Experiment :

To calebrate the potentiometer R₁₃ and R₂ (block 1, the input circuit) for the instantaneous or definite minimum time-lag pick-up current (I_{ip}) of 5 to 25 multiple of the pick-up current (I_p).

Equipments :

- 1 Current source, Relay Tester
- 1 Simpson voltmeter

Procedure :

The middle terminal of the potentiometer R_2 of the input circuit is connected to the base of T_{22} . R_p of the input circuit is kept at 1 amp pick-up current. The potentiometer R_{13} is set for the min. T_{24} forward bias voltage. Now the potentiometer R_2 is set for zero output voltage, T_{27} collector voltage V_{e27} is measured and should be about 0 volt. Then the current source is set for I_{ac} of 5 amp and the potentiometer R_2 is adjusted to increase the output voltage V_{dc} until V_{e27} swings to - 30 volts and the position of R_2 adjusting knob is marked and kept at this position. The adjusting knob of R_{13} is marked for the instantaneous pick-up current I_{ip} of 5 amp. Then I_{ac} is increased to 10 amp, V_{e27} is still -30 volts, the knob of R_{13} is adjusted to the position at which V_{e27} falls to 0 volt and this position is marked for I_{ip} of 10 amp. The same procedure is repeated for I_{ip} of 15, 20 and 25 amp.

Table 3.5.54 Calculated data of Ineq. (3.3.5-2)

R _{25b} k	R _{25a} , k
10	3.58
20	6.95
30	10.2
40	13.2
50	16.7
60	18.7
70	21.2
80	23.6
90	26.1
. 100	28.4



Ve27 = - 29.1 volts when T27 is off.

Ve27 = - 0.1 volts when T27 is saturated.

The scale of I_{ip} pick-up current setting is linear. If I_p is set at 2 amp and I_{ip} is set at 5 amp I_{ac} must be 2*5 amp to make V_{c27} swing from - 0.1 wolts to - 29.1 volts, therefore R₁₃ potentiometer is calebrated for I_{ip} in terms of multiple of the pick-current I_p.

3.3.6 The Amplifier-1 Circuit (block 5)

Function :

To amplify the overcurrent signal V_{c1} from the comparator-2 circuit (block 4) in order to obtain the amplified voltages, V_a and V_{st}, which are used to initiate the and-gate and to start integration respectively.

Circuit and circuit operation :

The amplifier circuit is shown in Fig. 3.3.6-1. Normally when an overcurrent does not occur V_{c1} is 13.6 volts and consequently makes T_{18} saturated, therefore T_{19} is cut off by the negative voltage which is provided by the negative bias and the voltage devider formed by R_{19a} and R_{19b} . This results in about -10 volta T_{19} collector voltage which in turn turns T_{20} on, then V_a is about -0.1 volts (collector to emitter saturation voltage of T_{20}) and no trip signal is allowed through the and-gate. The saturation of T_{20} causes the positive voltage, determined by R_{21a} and R_{21b} to cut T_{24} off with the result that T_{st} is about - 10




Fig. 3. 3.6-1 AMPLIFIER-ICIRCUIT (BLOCKS)

3.3.6




Fig. 3.3.6-2 The waveforms of V_a and V_{st} (without C_{21})




Fig. 3.3.6-3 The waveforms of V_a and V_{st} (with C_{21} = 2 mf.)




Fig. 3.3.6.4 The waveforms of V_a and V_{st} (with $C_{21} = 50$ mf.)

volts (instead of -30 volts because of the input resistance of block 3, the integrator). Therefore integration is stopped (since T₃ is on, please refer to Sec.3.3.2).

When an overcurrent occurs V_{c1} falls to 0.45 volts and consequently cuts T₁₈ off, then T₁₉ turns on, T₂₀ turns off and T₂₁ turns on, successively. Now V_a is about -10 volts and allows the trip signal through the and-gate if a trip signal is received from one of the orgate or both. V_{st} is now at the saturation voltage of T₂₁, which is about -0.1 volts, and therefore the integration is started. Since V_{c1} is a pulse train voltage when an overcurrent takes place (please refer to Fig.3.3.4-2 and Fig.3.3.4-3). V_a is a pulse train voltage and V_{st} is also a pulse train voltage in the absence of C₂₁. So the and-gate is closed an opened periodically. In the presence of C₂₁, V_{st} can not change instantaneously corresponding to V_{c1} but is controlled by the charge and discharge of C₂₁. Since the discharge rate is greater than the charge rate, V_{st} is about -0.1 volts when an overcurrent occurs.

Circuit components :

T₁₈ : 2N697 NPN transistor

T19*T20 and

T₂₁ : 28302 PNP transistor

R_{18a} : 10 k;0.5 watts

Millman, Jacob and Taub, Herbert. 1965. Pulse, Digital and Switching Waveforms. New York: McGraw-Hill Book Co. Inc. Page 294.

R _{18b}	: 68 k; 0.5 watts
Re18	: 1.8 k; 2 watts
R _{19a}	: 1.5 k; 0.5 watts
R _{19b}	: 18 k; 0.5 watts
R _{c19}	: 10 k; 0.5 watts
R _{20a}	: 8.2 k; 0.5 watts
R _{20b}	: 82 k; 0.5 watts
R _{c20}	: 4.7 k; 0.5 watts
R _{21a}	: 5.6 k; 0.5 watts
R _{21b}	: 56 k; 0.5 watts
Re21	: 3.9 k; 0.5 wattes
C ₂₁	: 50 mf; 15 volts

Design :

To choose the value of R_{c21} , the same procedure as in the output amplifier (Sec.3.3.7.2) is performed. The two inequalities to determine R_{3a} and R_{3b} are referred to in the design paragraph in Sec.3.3.2 (Ineq.(3.3.2-3) and Ineq.(3.3.2-4)). The third inequality is

$$R_{e21} \stackrel{\leq}{=} 17/(10/R_{3a} + 0.1)$$
 (3.3.6-1)

The calculated data of Ineq.(3.3.6-1) is tabulated in table 3.3.7.1-3 (R_{c21} and R_{3a} are equivalent to R_{c11} and R_{12a} respectively). This inequality is plotted in graph sheet 3.3.2-2.

Choose R_{e21} = 3.9 k ± 5%

The value of C21 is selected so that the time constant R.C21 is

greater than the period of the pulse train V_{c1} (R is parallel combination of R_{c21} and R_{3a} plus R_{3b}).

R = 3.9//(2.7 + 39) = 3.56 k

From Fig. 3.3.4-2, the period of the pulse train voltage V is 10 ms.

Therefore C21 must have the value so that

C21 >> 10/3.56 = 2.81 mf

Choose C21 = 50 mf

Fig. 3.3.6-2 shows the waveforms of V_a and V_{st} without C₂₁ in the circuit. Fig. 3.3.6-3 and Fig. 3.3.6-4 show the same waveforms but with C₂₁ of 2 and 50 mf, respectively, in the circuit.

 R_{21a} and R_{21b} are the same as R_{11a} and R_{11b} since T_{21} collector load is the same as that of T_{11} in Sec.3.3.7.2.

Therefore

4

R21a = 5.6 k ± 5%

R21b = 56 k ± 5%

The determination of R_{c20} differs from that of R_{c9} since the collector load of T_{20} is the parallel combination of R_{21a} and R_{10a} .

R_{21a} = 5.6//12 = 3.82 k

where R21a = the parallel combination of R21a and R10a

R_{40a} = 12 k (from Sec. 3.3.7.2)

Then the inequality to determine R c20 is

Re20 = 17/(10/R_{21a} + 0.1) (3.3.6-2)

The calculated data is the same as Ineq.(3.3.6-1), and from graph sheet 3.3..6-1

To calculated the values of R_{c19}, R_{20a}, and R_{20b}, the below inequalities are used (these three inequalities are referred to in Sec. 3. 3. 7. 1).

$$R_{20a} = 1/(26/R_{20b} - 0.1)$$
 (3.3.6.3)

$$R_{20a} = 9.2/(33.8/R_{20b} + 0.62)$$
 (3.3.6-4)

$$R_{e19} = 17/(10/R_{20a} + 0.1)$$
 (3.3.6-5)

The calculated data of Ineq.(3.3.6-3) and Ineq.(3.3.6-4) are tabulated in table 3.3.6-1 and table 3.3.6-2. The calculated data of Ineq.(3.3.6-5) is referred to in table 3.3.7.2-3. These three inequalities are plotted in graph sheet 3.3.6-2.

The three inequalities to determine R19a, R19b and Rc18 are

$$R_{19a} = 1.15/(26/R_{19b} - 0.1)$$
 (3.3.6.6)

$$R_{19b} = 9.2/(33.8/R_{19b} + 3.2)$$
 (3.3.6-7)

$$R_{c18} \stackrel{\leq}{=} 17/(10/R_{19a} + 0.1)$$
 (3.3.6-8)

The calculated data of Ineq.(3.3.6-6) and Ineq.(3.3.6-8) are referred to in table 3.3.2-1 and table 3.3.7.2-3. The calculated data of Ineq.(3.3.6-7) is in table 3.3.6-7. The values of the three resistances are determined from graph sheet 3.3.6-3.

4

To determine R_{18a} and R_{18b} . Ineq.(3.3.7.1-1) and Ineq.(3.3.7.1-2) are used. It is known that V_{c1} is 13.6 volts or 0.45 volts (from experiment-1 in Sec.3.3.4).

Let vice = 1 volt (instead of 0.45 volts to ensure the performance of the circuit at high temperature)

V. = 13.6 volts

Vho = 1 volt

Toho = 0.1 ma

R₁ = R_{18a}

R₂ = R_{18b}

y = 27 volts

V_{bb} = 33 volts

V_{bs} = 0.8 volts

 $I_h = 33/(1.8*0.9*32) = 0.63$ ma (from Eq.(3.3.7.1-3))

These numerical values are substituted and the results are

 $R_{18a} \stackrel{?}{=} 2/(26/R_{18b} - 0.1)$ (3.3.6.9)

 $R_{18a} = 12.8/(33.8/R_{18b} + 0.63)$ (3.3.6-10)

The calculated data of these two inequalities are in table 3.3.6-4 and table 3.3.6-5 respectively, and from graph sheet 3.3.6-4

R_{18a} = 10 k ±5%

R_{18b} = 68 k ±5%

Experiment :

*

To check the operation of the circuit.

Equipments :

- 1 Current source
- 1 Oscilloscope
- 2 Simpson voltmeters
- 1 Variable d.c. power supply

Procedure :

The amplifier circuit is biased as indicated in Fig. 3.3.6-1. The collector of T₂₀ and T₂₁ are connected to the input of the and-gate and the input, of the integrator, to start or stop integration, respectively. (Please refer to Fig. 3.3.7.2-1 and Fig. 3.3.2-1). V_{c1} is set equal to 13.6 volts and V_a and V_{st} are measured. This procedure is repeated for V_{c1} of 1 volt. Then the output of the comparator-2 (block 4) is fed into the input of T₁₈. The current source, which provides the current to the input circuit (block 1), is set for 1 amp (T₂₀) and the pick-up current (I_p) is also set at 1 amp. The waveforms of V_a and V_{st} are observed by the oscilloscope and T₃ collector voltage is measured.

Result :

Table 3.3.6-1 Calculated data of Ineq.(3.3.6-3)

R _{20b} k	R _{20a} k
10	0.4
25	1.06
50	2.38
75	4.0
100	6.25
125	9.1
150	14.3

Table 3.3.6-2 Calculated data of Ineq.(3.3.6-4)

R20b k	-	R _{20a} k
10	1	2.3
25	4 1	4.66
50		7.1
75		8.6
100	3	9.6
125		10.3
150	7	10.9

Table 3.3.6-3 Calculated data of Ineq.(3.3.6-7)


R _{19b} k	R _{19a} k
10	1.4
20	1,88
30	2,12
40	2,28
50	2.37


Table 3.3.6-4 Calculated data of Ineq.(3.3.6-9)


R _{18b} k	R _{18a} k
10	0.3
20	1.66
30	2.6
40	3.64
50	4.76
60	6.05
70	7.4
80	8.7
90	10.5
100	12.5


Table 3.3.6-5 Calculated data of Ineq. (3.3.6-10)

R _{18b} k	R _{18a} k
10	3.19
20	5.50
30	7.28
40	8.63
50	9.76
60	10.7
70	11.5
80	12.2
90	12.7
100	13.2









The waveforms of V_a and V_{st} when an overcurrent occurs are shown in Fig. 3.5.6-4. T_3 collector voltage is measured to be -14.6 volts.

3.3.7.1 Design Technique of Transister On-Off Circuit

The amplifiers in this project are in forms of on-off circuit.

The steps in designed are discussed below.

a) an inverter amplifier

Fig.3.7.1-1 (a), (b) and (c) show an inverter amplifier, the equivalent circuit for cut-off condition and the equivalent circuit for saturated condition respectively.

To ensure the cut-off condition, the base to emitter voltage should be greater than a certain value. This voltage is determined by the bias voltage, the input voltage and the circuit components.

Therefore an inequality can be set up with the sid of the superposition theorem.


where V = the required out-off voltage from base to emitter

Vian the input voltage for cut-off condition


I che = the collector leakage current

To account for the variations of the above quantities, the worst condition inequality is written as


abridged from "Novel Design Technique for Transister Digital Circuita". R.W. Hockenberger. Electronics August 24,1962.



(a) an inverter amplifier circuit



(b) equivalent circuit for cut-off condition



(c) equivalent circuit for saturated condition

FIG. 3. 3. 7.1-1 ANDINVERTER AMPLIFIER

car an inverter amplifier circuit

(3.3.7.1.2)

Vbo = (Vbb*R1-Vico*R2-Tcbo*R1*R2)/(R1+R2)

where Vice = max. input voltage for cut-off condition

Vbb = min. base power supply voltage

Tobo - max. collector leakage current

The above inequality is rearranged to be

$$R_1 = (V_{bo} + \overline{V}_{ico})/((V_{bb} - V_{bo})/R_2 - \overline{I}_{cbo})$$
 (3.3.7.1-1)

To ensure the saturated condition, the base current should be greater than a certain value. This current is determined by the bias voltage, the input voltage and the circuit components. Therefore an equality can be written, on account for the variations of the voltages and the circuit components, as

where Vis = min. input voltage for saturated condition

V = max. base power supply voltage

V = max. saturated voltage from base to emitter

I, = the required base current

The above inequality is rearranged to be

$$R_1 = (V_{10} - \overline{V}_{bs})/((\overline{V}_{bb} + \overline{V})/R_2 + I_b)$$

I is determined from Eq. (3.3.7.1-3)

where V = max. collector power supply voltage

R = min. collector load

b = min. common emitter current gain

By using Ineq.(3.3.7.1-1) and Ineq.(3.3.7.1-2), R₄ and R₂ can be determined by a graphical method.

b) a noninverting amplifier

Fig. 3.3.7.1-2 (a), (b) and (c) show a noninverting amplifier circuit, the equivalent circuit for T_1 off and T_2 on and the equivalent circuit for T_1 on and T_2 off respectively.

The design of the noninverting amplifier follows the same procedures as the inverter amplifier. Knowing the load in T_2 collector, R_{c2} , one can calculate the required base saturation current of T_2 by using Eq.(3.3.7.1-3). The value of T_4 collector voltage, when T_4 is off, which is the input voltage to saturate T_2 is assumed so that R_3 and R_4 can be determined by using Ineq.(3.3.7.1-1) and Ineq.(3.3.7.1-2). T_4 collector load R_{c1} is chosen in such a way that T_4 collector voltage, when cut-off, must be equal to or larger than the assumed value so that T_2 is surely saturated under the saturated condition. One more inequality is written, following the equivalent circuit in Fig.3.3.7.1-2 (b), as

Vce1 = (Vbs2*Rc1+Vcc*R3-Tcbo1*Rc1*R3)/(Rc1+R3)

where V = the assumed collector voltage of T1 when cut-off

V_bs2 = min. T₂ base to emitter saturated voltage which may be regarded to be zero


V = min, collector power supply voltage

Icbo1 = max. T1 collector leakage current


The above inequality is rearranged to be

 $R_{e1} = (V_{ec} - V_{eo1})/(V_{eo1}/R_3 + \overline{I}_{ebo1})$ (3.3.7.1-4)


Hence R_{c1} can be determined after R₃ having been chosen and then R₄ and R₅ can be found out by Ineq.(3.3.7.1-1) and Ineq.(3.3.7.1-2)



(a) a noninverting amplifier



(b) equivalent circuit for T, off and T2 on



(c) equivalent circuit for Ton and Ta off

F18.3.3.7.1-2 ANONINVERTING AMPLIFIER

(Remark: All inequalities can be used for both PNP and NPN transistor.

only the magnitudes of voltages and currents are substituted into the

inequalities.)

c) a positive to negative logic amplifier

Fig. 3.3.7.1-3 (a), (b) and (c) show a positive to negative logic amplifier, the equivalent circuit for T₄ off and T₂ on and the equivalent circuit for T₄ on and T₂ off respectively. From Fig. 3.3.7.1-3 (b), the saturated condition of T₂, relating R₃ to R₄, results in a similar inequality to Ineq. (3.3.7.1-2). R_{c1} can be determined by using Ineq. (3.3.7.1-4). From Fig. 3.3.7.1-3 (c), it is known that the saturated voltage from collector to base of T₄ is positive (for PNP transistor), so the cut-off inequality of T₂ should be

$$R_3 \stackrel{?}{=} (V_{bo2} - V_{os1})/((V_{bb} - V_{bo2})/R_4 - \overline{I}_{obo2})$$

Since V_{CS1}, min. collector saturated voltage of T₁ may regarded to be zero, the above inequality becomes

$$R_3 \stackrel{?}{=} V_{bo2}/((V_{bb}-V_{bo2})/R_b-\overline{I}_{cbo2})$$
 (3.3.7.1-5)

The inequalities 1 to 5 are applied in the designs of the amplifiers in Sec. 3.3.6 and Sec. 3.3.7.2.

Transistor Charateristics


2N697 NPN Silicon transistor

Minimum rating (T_{amb} = 25°C)


Collector base break down voltage 60 volts

Collector emitter break down voltage 60 volts


Reverse emitter base voltage
Collector current -



(a) a positive to negative logic amplifier



(b) equivalent circuit for T, off and T2 on



(c) equivalent circuit for T, on and T₂ off

Fig. 3. 3. 7. 1-3 A POSITIVE TO NEGATINE CLOGIC AMPLIFIER

car a positive to regative leade implifier.

Total power dissipation	600		ıw
Collector leakage current	100		nicroamp
(V _{cb} = 30 volts, T ₁ = 150°C)			
	min.	typ.	max.
d.c. current gain	40	-	120
collector emitter saturation voltage	-	*	1.5 volts
(I _c = 150 ma, I _b = 15 ma)			
base emitter voltage	-	-	1.3 volts
(From General Electric Transistor Manual.)			
28302 Silicon PNP transistor			
Maximum rating (T _{amb} = 25°C)			
Collector base break down voltage	-40	1. 18	volts
Collector emitter break down voltage	-40		volts
Reverse emitter base break down voltage	-20		volts
Collector current	100		ma
Total power dissipation	300		mw
Collector leakage current (V _{cb} = -40 volts)	10		microamp
	min.	typ.	max.
d.c. current gain	15	25	60
collector emitter saturation voltage	-	-100	-150 mv
(I_= 10 ma, I _b = 1.5 ma)			
base emitter voltage	-0.5	-0.65	-0.8 volts
(V _{ce} = -5 volts, I _c = 10 ma)			
(From Texas Instruments Specification Sheet).			

OC71 PNP Germanium transistor

Nazimum rating (T _{amb} = 25°C)			
Collector base break down voltage	-20	-	volts
Collector emitter break down voltage	-20		volts
Reverse emitter base voltage	-		
Collector current	10		ma
Total power dissipation	125		mw
Collector leakage current	150		microamp
	min.	typ.	max.
d.c. current gein	30	47	75
(Ve= -2 volts, I = 2 ma)			
collector emitter maturation voltage	-	-	-
base emitter voltage	-	-	

The characteristics of the transistors, which are used in the design, are the d.c. current gain, the base emitter saturation voltage, the collector emitter saturation voltage, the base emitter voltage and the collector leakage current.

D.C. current gain :

Eighty percent of the min. value is used.

2N697 : min. d.c. current gain = 32

28302 : min. d.c. current gain = 12

Base emitter saturation voltage :

Since 2M697 base emitter suturation voltage is too large and the collector current of the designed circuit never exceeds 30 ma which is

much less than 750 ma, it is preferable to assume that 2N697 base emitter saturation voltage is the same as that of 2S302 transistor.

28597 : max. base emitter saturation voltage = 0.8 volts 28302 : max, base emitter saturation veltage = =0.8 volts Collector emitter saturation veltage :

28697 saturation voltage is assumed to be equal to that of 23302.

28697 : max. collector emitter saturation voltage = 0.45 volts

23302 : max. collector emitter saturation voltage = -0.15 volts Base emitter cut-off voltage :

Both 25697 and 28302 transistors are silicon transistors and their cut-off voltage is 0 volt. To make sure the cut-off condition let use -1 and 1 volts respectively.

Collector leakage current :

Since the designed relay will be tested at 50°C, collector leakage current of 100 micro amp is used as the maximum value for both types.

3.3.7.2 The Gutnut Amplifier and And-Or Gate Circuit (block8)

To produce the final trip signal.

Circuit and circuit operation :

The output amplifier circuit and the and-or gate circuit are shown in Fig. 3.3.7.2-1. T_9 and T_{10} form the and-gate. No collector current can flow through T_9 unless both transistors are simultaneously on. The turn-on




Fig. 3.3.7.2-1 OUTPUT AMPLIFIER AND AND-OR CIRCUIT (BLOCK 8)

signals of To are fed through the diedes Do and Do which form the or-gate. T40 is on and off periodically by the signal Va of the amplifier-1 (block 5). Tag and Tag amplify the pulse train current through the resistor Rog to energize the relay coil in the collector of T12. The diode D10 and the resistor R, are used to protect the collector of T12 from a voltage kick produced by the inductance of the coil. Normally when an overcurrent does not occur V from the comparator-1 is about -10 volts and V from the amplifier-2 is -0.1 volts, therefore To is forward biased by Vo through the first or-gate. But there is still no current flowing through $T_{\rm Q}$ because Tto is cut off by the voltage Va of - 0.05 volts. Thus Tto is saturated and T42 is cut off and no current flows to energize the relay coil. In this situation the relay contact remains opening. Then an overcurrent occurs, Vo changes from -10 volts to -0.1 volts and Va becomes a pulse train voltage to turn Tqo on and off periodically, but still no current flowing through To until a certain delay time, which is determined by the integrator, has passed. After the delay time V returns to -10 volts and consequently turns To on. V pulse train voltage is then transmitted to turn T12 on and off periodically. Because of the inductance of the relay coll, a d.c. pulsating current flows through the relay coll, hence the relay contact closes.

Circuit components :

To to T12 1 28302 PNP transistor

Dg.Dg and D10 : 18121 diode

R_{9a} : 12 k; 0.5 watts : 12 k; 0.5 watts R_{9b} R_{9e} : 100 k; 0.5 watts R_{10a} : 12 k; 0.5 watts R_{10b} : 100 k; 0.5 watts Rc9 : 8.2 k; 0.5 watts R_{11a} : 5.6 k; 0.5 watts R_{11b} : 56 k; 0.5 watts Re11 : 3.9 k; 0.5 watts R_{12a} : 2.7 k; 0.5 watts R_{12b} : 39 k; 0.5 watts : 0.39 k; 0.5 watts Re12 R₇ : 0.1 k; 0.5 watts

R, coil resistance : 1 k; | coil rating voltage 24 volts

Design :

Rc12 is used to limit the voltage across the coil.

Hence $R/(R + R_{e12}) = 24/33$

or $R_{e12} = 9^{\circ}R/24 = 9^{\circ}1/24 = 0.375 \text{ k}$

Choose R_{e12} = 0.39 k ± 5%

Therefore the total T12 collector load is 1.39 k.

When T12 is saturated, max. T12 collector current is

T_{e12} = 33/(1.39*0.95) = 25 ma

The required base saturation current is

I_{b12} = 25/12 = 2.1 ma Let V_{bs12} = max. base emitter saturation voltage of T₁₂ = -0.8 volts Veol1 = the asummed input voltage to saturate T12 = -10 volts Tcbo12" max. T12 collector leakage current = 0.1 ma V_{be12} = the required base emitter cut-off voltage of T₁₂= 1 volt Vest1 = max. collector emitter saturation of T11 = max. input voltage to cut T12 off = -0.15 volts Tcbo11" max. T11 collector leakage current = 0.1 ma From Ineq. (3.3.7.1-1), the cut-off inequality is R_{12a} = (V_{be12}+V_{ee11})/((V_{bb}-V_{be12})/R_{12b}-V_{cbe12}) Substitute the above inequality with the numerical values (only the magnitudes, and Vbb = 27 volts), therefore R₁₂₈ = (1+0.15)/((27-1)/R_{12b}-0.1)

R_{12a} = 1.15/(26/R_{12b}-0.1) (3.3.7.2-1) or. From Ineq. (3.3.7.1-2), the saturated inequality is

R_{12a} = (V_{co11}-V_{bs12})/((V_{bb}+V_{bs12})/R_{12b}+I_{b12})

Substitute the above inequality with the numerical values (only the magnitudes, and $\overline{V}_{bb} = 33$ volts), therefore

 $R_{12a} = (10-0.8)/((33+0.8)/R_{12b}+2.1)$

R_{12a} = 9.2/(33.8/R_{12b}+2.1) (3.3.7.2-2) or

From Ineq. (3.3.7.1-4), the inequality to determine Rel1 is Re11 = (V-Vco11)/(Vco11/R12a+Tcbo11)

Substitute the above inequality with the numerical values (only the magnitudes, and $V_{cc} = (-)$ 27 volts), therefore

$$R_{e11} = (27-10)/(10/R_{12a}+0.1)$$
or $R_{e11} = 17/(10/R_{12a}+0.1)$ (3.3.7.2-3)

The calculated data of the above three inequalities are tabulated in table 3.3.7.2-1, table 3.3.7.2-2 and table 3.3.7.2-3) respectively and also plotted on graph sheet 3.3.7.2-1. The selected values of the three resistors are

When T₁₂ is saturated, its collector current increases exponentially to the steady state value. Then T₁₂ turns off, because the pulse train voltage V_a with the result that T₁₂ collector current stops flowing but the relay coil current continues flowing through D₁₀ and R₇. Therefore R₇ must be small enough to hold the relay coil current until the next saturation of T₁₂ takes place.

Fig. 3.3.7.2-2 shows the waveforms of V_{Re12} , the voltage across R_{c12} and V_{R7} the voltage across R_7 , when the and-gate allows the trip signal to energize the relay coil. V_{Re12} represents the coil current when T_{12} is saturated and V_{R7} represents the coil current when T_{12} is cut-off.

After Rela having been selected, the required base saturation current of Tag is calculated.

$$I_{b11} = 33/(3.9^{\circ}0.95^{\circ}12) = 0.74$$
 ma

To choose the values of Rog. R11a and R11b three inequalities are




Fig. 3.3.7.1-2 The Waveforms of VRC12 and VR7



written following the same procedures as before.

The cut-off inequality is similar to Ineq. (3.3.7.2-1).

$$R_{11a} \stackrel{?}{=} 1.3/(26/R_{11b}-0.1)$$
 (3.3.7.2-4)

(Remark : \overline{V}_{cs9} * max. collector saturation voltage of T_9 is doubled since the collector saturation voltage of T_{40} is included.)

The saturated inequality is similar to Ineq. (3.3.7.2-2).

$$R_{11a} = 9.2/(33.8/R_{11a} + 0.74)$$
 (3.3.7.2-5)

The inequality to determine Reg is similar to Ineq. (3.3.7.2-3).

$$R_{e9} = 17/(10/R_{11a} + 0.1)$$
 (3.3.7.2-6)

The calculated data of Ineq.(3.3.7.2-4) and Ineq.(3.3.7.2-5) are tabulated in table 3.3.7.2-4 and table 3.3.7.2-5 respectively. The caculated data of Ineq.(3.3.7.2-6) is referred to in table 3.3.7.2-3.

From graph sheet 3.3.7.2-2.

The two inequalities to determine R 10a and R 10b are

$$R_{10a} \stackrel{\ge}{=} 1.15/(26/R_{10b}-0.1)$$
 (3.3.7.2-7)

$$R_{10a} \stackrel{\leq}{=} 9.2/(33.8/R_{10b} + 0.35)$$
 (3.3.7.2-8)

The calculated data of Ineq.(3.3.7.2-7) is referred to in table 3.3.7.2-1 and the calculated data of Ineq.(5.3.7.2-8) is in table 3.3.7.2-6. From graph sheet 3.3.7.2-3,

Similary,

$$R_{ga} = R_{gb} = 12 \text{ k} \pm 5\%$$

Since R_{9a} and R_{9b} is the load of T₈ and T₂₇. R_{c8} and R_{c27} can be determined from the below inequalities.

$$R_{e8} \stackrel{\leq}{=} 17/(10/R_{9a} + 0.1)$$
 (3.3.7.2-9)

$$R_{e27} = 17/(10/R_{9b} + 0.1)$$
 (3.3.7.2-10)

The calculated data of both above inequalities are referred to in table 3.3.7.2-3, and from graph sheet 3.3.7.2-4

$$R_{e8} = R_{e27} = 15 \text{ k} \pm 5\%$$

Experiment :

To check the operation of the circuit.

Equipments :

- 3 Variable d.c. power supplies
- 3 Simpson voltmeters

Procedure :

The circuit is biased as indicated in Fig. 3.3.7.2-1. The three d.c. power supplies are connected to the three input terminals. The three input voltages are set for -0.15 volts and -10 volts as shown in the below table.

Result:
The results of the experiment are tabulated below.

Va volts	volts	V _{e2} volts	Relay contacts	ve12 volts
-0.15	-0.15	-0.15	open	-29.5
-0.15	-0.15	-10	open	-29.5
-0.15	-10	-0.15	open	-29.5
-0.15	-10	-10	open	-29.5
-10	-0.15	-0.15	open	-29.5
-10	-0.15	-10	close	-0.1
-10	-10	-0.15	close	-0.1
-10	-10	-10	close	-0.1

The operation of the circuit is satisfactory.

Table 3.3.7.2-3 Calculated data of Ineq.(3.3.7.2-3)

R _{12a} k	R _{c11} k	
1	1.68	
2	3.34	
3	4.96	
4	. 6.54	
5	8.1	
6	9.6	
7	11.1	
. 8	12.6	
9	14.05	
10	15.44	
12	18.3	
14	21.0	

Table 3.3.7.2-4 Calculated data of Ineq. (3.3.7.2-4)

R _{11b} k	R _{11a} k
10	0.52
20	1.08
30	-1.7
40	2.36
50	3.09
60	3.91
70	4.8
80	5.78
90	6.86
100	8.12

Table 3.3.7.2-1 Calculated data of Ineq.(3.3.7.2-1)

R _{12b} k	R _{12a} k
10	0.46
20	0.96
30	1.49
40	2.09
50	2.74
60	3.49
75	4.6
100	7.2
125	10.5
150	16.4
175	25.0
200	38.3

Table 3.3.7.2-2 Calculated data of Ineq. (3.3.7.2-2)


R _{12b} k	R _{12a} k
10	1.68
20	2,42
30	2.85
40	. 3.12
50	. 3.31
60	3.46


Table 3.3.7.2-5 Calculated data of Ineq. (3.3.7.2-5)


R _{11b} k	R _{11a} k	
10	2.24	
20	3.78	
30	4.92	
40	5.78	
50	6.48	
60	7.07	
70	7.55	
80	7.94	
90	8.22	
100	8.52	


Table 3.3.7.2-6 Calculated data of Ineq. (3.3.7.2-8)

R _{10b} k	R _{10a} k
10	2.47
25	5.4
50	8.95
75	11.5
100	13.3
125	14.6
150	15.9
200	17.1
101 9 6	17.7









3.4 Operation of the Designed Relay

This section covers the operation and the operating - characteristics of the inverse time-lag unit and that of the definite minimum time-lag (instantaneous)unit.

3.4.1 The Inverse Time-Lag Unit

Fig. 3.4-1 shows the recorded waveforms of the relay operation. When an overcurrent occurs (the current magnitude I_{ac} is larger than the pick-up current setting I_p but not larger than the instantaneous pick-up current setting $I_p^*I_{ip}$), the operating current I_{ac} is rectified to be a fullwave rectified voltage V_{ac} and the d.c. voltage V_{dc} . Let assume, for the explanation purpose, that the following signals have two states, namely 0 and 1.

Vet, the comparator-2 output

- = 0, nonovercurrent state
- = 1, overcurrent state

V, the amplifier-1 output to initiate the and-gate

- = 0, blocking the trip signal
- = 1, allowing the trip signal

V_{st}, the amplifier-1 output to start or stop integration

- = 0, start integration
- = 1, stop integration

V the comparator-1 output to initiate the first or-gate

- = 0, no time-lag trip signal
- = 1, time-lag trip signal




Fig. 3.4-1 The recorded waveforms of the relay operation.






Fig. 3.4-2 The waveforms of the relay reset operation.







Fig. 3.4-3 The waveforms of the instantaneous operation.





10

OPERATIIG CURRENT MULTIPLE OF SETTING



GRAPH SHEET 3

OPERATING CURRENT MULTIPLE OF SETTING

Table 3.4-1 Relay operating characteristics at 25°c

Dial	1	2	3	4	5	6	7	8	9	10
Iac/Ip			ope	ratin	; time	soc.				15.
1.5	1.47	2.41	3.10	4.03	4.95	5.80	6.91	7.82	3,82	9.82
3	The second secon		The state of the s		1.00				4.51	
6	0.43	0.66	0.84	1.10	1.34	1.53	1.80	2.05	2.30	2.53
10	0.28	0.42	0.54	0.68	0.82	0.93	1.08	1.25	1.38	1.52
20	0.18	0.25	0.30	0.35	0,42	0.48	0.55	0,63	0.70	0.76
	-			-						L

Iac = operating current amp.

Ip - pick-up current setting amp;

The relay setting, under test, is 1 amp.

Table 3.4-2 Relay operating characteristics at 50°c

Iac/Ip	T sec.
1.5	9.6
3	5.1
6	2.6
10	1.53
20	0.85

The relay sotting is Ip=1,dial=10.

T = operating time.

Table 3.4-3 The operating characteristics of the instantaneous unit.

Iac/Ip	T sec.
5	0.32
10	0.05
15	0.04
20	0.04

The instantaneous pick-up setting=5 amp.
The pick-up current setting I =1 amp.

V_{c2}, the amplifier-2 output to initiate the second or-gate

- = 0, no instantaneous trip signal
- = 1, instantaneous trip signal

Fe12. T12 collector voltage

7

- = 0, opening of the relay contact
- = 1, closing of the relay contact

Vac is fed into the comparator-2 (block 4) and causes its output Ve1 to oscillate between 0 and 1. Ve1 is then amplified by the amplifier-1 the output of which are V and V st. V oscillates between 0 and 1 thus the and-gate, which is initiated by V, closes and opens periodically to allow and block the trip signal. V changes from 1 to 0 state and consequently start integration of the integrator to establish a delay time (V st is a d.c. signal, please refer to Sec. 3.3.6). This delay time is inversely proportional to the magnitude of the operating current (I ac). While integration starts, V the output of the comparator-1 changes from 1 to 0 and Ve2 the output of the amplifier-2 is at 0 state, therefore the relay contact remains open. A pulse signal of a short duration appears in the recored waveform of V12 i.e. V changes from 0 to 1. This is because of the slow transition of V . however the relay contact remains open since the inductance of the relay coil prevents a sudden increase of the relay coil current. After the relay time, which is determined by the operating current I ac and the number of dial setting. V returns to state 1 and therefore the pulsetrain voltage Va is transmitted to T12 collector as seen in the record of Vc12° The oscillation of Ve12 causes a d.c. fluctuating current to flow through

decreases at high operating current. This is because of the time needed by the sweep voltage V. to accelerated to the constant sweep speed, as seen in Fig. 3.4-1, is large compared to the relay operating time. Table 3.4-1 is the relay operating time of the relay.

Graph sheet 3.4-2 shows the expected operating characteristic compared to the actual characteristic. The operating characteristic equation is obtained as follows.

From the result of the experiment-2 in Sec. 3.3.2.

$$I_{do} = 0.218^{\circ}(I_{ac}/I_{p})$$

and from the result of the experiment-3 in Sec. 3.3.2

where I de = the d.c. input current into the integrator (ma)

I ac = the operating current (amp)

I = the pick-up current setting (amp)

V = the effective sweep voltage (volt)

t = time (second)

The above equations combine to be

The relay operating time T is corresponding to the time that $V_{_{\mathbf{S}}}$ sweeps to $V_{_{\mathbf{T}}}$, the effective reference voltage, therefore

and the dial number = 10, V = 14 volts (from Table 3.3.3-2)

the relay coil, hence the relay contact closes and the operation of the relay is complete.

Fig. 3.4-2 shows the waveforms of the relay reset operation. The waveforms of the associated voltage are similar to that in Fig. 3.4-1 when an overcurrent occurs. The difference is that before completion of the relay operation the operating current I as has disappeared. In this situation, V ac collapses as soon as I collapses. But V de decays exponentially with the time constant of 160 ms (from the record in Fig. 3.4-2). Vet which is controlled by Vac suddenly returns to 0 state. Therefore no trip signal is allowed through the and-gate. V can not change instantaneously from 0 to 1 because of the presence of the capacitance C24. Hence the integration continues about 40 ms (from V. wavefrom in Fig. 3.4-2 after I ac has collapsed. If the number of dial setting is such a low number that V: overcomes the reference voltage V: and causes V to change from 0 to 1 within this 40 ms, there is still no trip signal at T12 collector since V is in the blocking state during this time interval. Therefore no overtravel trip signal can occur, and the advantage of the and-gate is to eliminate the overtravel.

Operating Characteristics :

Graph sheet 3.4-1 shows the operating characteristics of the relay at the ambient temperature of 25 C. The curves between the delay operating time T and the operating current I_{ac}/I_p in terms of multiple of the pick-up current setting are straight line, on the log-log paper, for the dial setting of 4 to 10. For dial setting of 1 to 3, the slope of the curve

The operating equation becomes

T = 14.2/Iac

The expected operating time is less than the actual operating time since the accelerating time of V's, the time that V's requires to drive the comparator-1 and the operating time of the output relay is not taken into consideration.

Graph sheet 3.4-3 shows the operating characteristic of the relay at the ambient temperature of 50°C compared to that of 25°C. The actual pick-up current at 50°C for 1 amp pick-up current setting is 1.15 amp which is 15% more than the setting. The operating time at 50°C for I ac of 1.5 amp and dial 10 is 2.2% less than that at 25°C for the same operating current and the same dial. The operating time at 50°C for I ac of 20 amp and dial 10 is 11.3% more than that at 25°C for the same operating current and the same dial. The data of the operating characteristic at 50°C is in Table 3.4-2.

3.4.2 The Definite Minimum Time-Lag Unit

0

Fig. 3.4-3 shows the waveforms of the operation of the definite minimum time-lag unit. The operating current I_{ac} is larger than the definite minimum time-lag unit pick-up current setting times the time delay pick-up current setting (I_p*I_{ip}). (Please refer to the experiment in Sec. 3.3.5) Therefore V_{c2} changes from 0 to 1 and is supervised by the pulse train V_a to establish the final trip signal V_{c12} to energise the relay coil.

Operating Characteristics :

Power Consumption :

Graph sheet 3.4-4 shows the operating time of the instantaneous unit against the operating current for the instantaneous pick-up current setting of 5°I_p. The operating time at low operating current is not fast enough. This is because of the presence of the capacitor C in the input circuit and the operating time of the output relay. Table 3.4-3 is the operating data of the instantaneous unit.

The designed relay needs a continuous d.c. power drain of 2.98 watts (430 volts and 46 ma, -30 volts and 950 ma). The input resistance seen by the operating current is 0.02 ohms. The predominent load resistance is the primary winding of the current transformer. Thus at 60 amp operating current the power consumption is 72 watts which is such lower than the power consumption of the conventional overcurrent relay operating at the same current.

3.5 Comparison Between the Designed Relay and a Typical Electro- Mechanical Relay

The designed solid-state inverse time-lag relay with definite minimum time-lag looks more complicate than an electro-mechanical one. However the design of this relay is based on the operation of a typical electro-mechanical relay. The operating characteristics of the inverse-time lag unit of a typical electromechanical relay is accomplished by converting the operating current into a torque exerting on a rotating disc. This torque must overcome the restraining torque of the control spring in order to cause the disc to rotate. The delay operating time is the time that

the moving contact uses to reach the stationary contacts. In the designed relay the operating current is converted into a voltage which must overcome the first reference voltage to start a sweep voltage. The delay operating time is the time that the sweep voltage uses to reach the second reference voltage.

The operation of the definite minimum time-lag unit of a typical electromechanical relay is that the operating current is converted into a force which must overcome the restraining force in order to close the output contact. In the designed relay, the operating current is converted into a voltage which must overcome the reference voltage in order to close the output contact.

The comparison between the designed relay and a typical electromechanical one is in the below table.

	Designed Relay	Electromechanical Relay
Power consumption	low	high
Continuous power drain	d.c. supply	
Input impedance	resistive	resistive + inductive
Temperature effect	more effect	less effect
Overtravel	-	yes
Pick-up current setting	continuous	discrete
Dial setting	continuous	continuous
Reset time	fast	elow

Besides, the above consideration, there are some more topics to be considered, if the designed relay were put in service, such as cost, reliability, aging etc..